Synchronous Elastic Circuits with Early Evaluation and Token Counterflow

No abstract is available for this paper.

• Publication year

  2007

• Venue

  2007 44th ACM/IEEE Design Automation Conference

• Publication date

  2007-06-04

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/1278480.1278587
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Performance analysis of concurrent systems with early evaluation

  2006cited by this paper
• Synthesis of synchronous elastic architectures

  2006cited by this paper
• Counterflow Pipelining: Architectural Support for Preemption in Asynchronous Systems using Anti-Tokens

  2006cited by this paper
• Early evaluation for performance enhancement in phased logic

  2005cited by this paper
• Timing closure through a globally synchronous, timing partitioned design methodology

  2004cited by this paper
• NuSMV 2: An OpenSource Tool for Symbolic Model Checking

  2002cited by this paper
• Theory of latency-insensitive design

  2001cited by this paper
• On the models for asynchronous circuit behaviour with OR causality

  1996cited by this paper
• Concurrent hardware : the theory and practice of self-timed design

  1993cited by this paper
• Petri nets: Properties, analysis and applications

  1989influential reference
• Automatic verification of finite-state concurrent systems using temporal logic specifications

  1986cited by this paper

• A Source-to-Source Compiler to Enable Hybrid Scheduling for High-Level Synthesis

  2025cites this paper
• High-level Modeling and Verification Platform for Elastic Circuits with Process Variation Considerations

  2022cites this paper
• Buffer Placement and Sizing for High-Performance Dataflow Circuits

  2020cites this paper
• Speculative Dataflow Circuits

  2019cites this paper
• A Synchronous Approach to Quasi-Periodic Systems

  2017cites this paper
• Flexibility-Aware System-on-Polymer (SoP): Concept to Prototype

  2017cites this paper
• Loosely Time-Triggered Architectures

  2016cites this paper
• Fault-tolerant Distributed Systems in Hardware

  2015cites this paper
• RTL Synthesis: From Logic Synthesis to Automatic Pipelining

  2015cites this paper
• Loosely time-triggered architectures: improvements and comparisons

  2015cites this paper
• RTL Synthesis: From Logic Synthesis to Automatic

  2015cites this paper
• Optimization of Latency Insensitive Systems Through Back Pressure Minimization

  2015cites this paper
• Can systems extend to polymer? SoP architecture design and challenges

  2015cites this paper
• Reducing the Communication of Message-Passing Systems Synthesized from Synchronous Programs

  2014cites this paper
• Synchronous elastic circuit with higher throughput at reduced area and power

  2014influential citation
• High performance using synchronous elastic circuits with lower overheads

  2014cites this paper
• OpenCL for FPGAs: Prototyping a Compiler

  2013cites this paper
• A Model-based Approach To Sychronous Elastic Systems

  2013cites this paper
• A formal framework for interfacing mixed-timing systems

  2013cites this paper
• From opencl to high-performance hardware on FPGAS

  2012cites this paper
• Formal Approaches to Globally Asynchronous and Locally Synchronous Design

  2011influential citation
• Microarchitectural Transformations Using Elasticity

  2011cites this paper
• Half-buffer retiming and token cages for synchronous elastic circuits

  2011cites this paper
• Loosely Time-Triggered Architectures for Cyber-Physical Systems

  2010cites this paper
• Improving Synchronous Elastic Circuits: Token Cages and Half-Buffer Retiming

  2010influential citation
• A unifying view of loosely time-triggered architectures

  2010cites this paper
• Automatic microarchitectural pipelining

  2010cites this paper
• Perfomance optimization of elastic systems

  2010influential citation
• Symbolic performance analysis of elastic systems

  2010cites this paper
• Réseaux de processus flots de données avec routage pour la modélisation de systèmes embarqués. (Dataflow Process Networks with Routing for Modeling Embedded Systems)

  2010cites this paper
• Elastic systems

  2010cites this paper
• Minimizing back pressure for latency insensitive system synthesis

  2010cites this paper
• Retiming and recycling for elastic systems with early evaluation

  2009influential citation
• Keynote Paper Elastic Circuits

  2009cites this paper
• Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip

  2009cites this paper
• Speculation in Elastic Systems

  2009influential citation
• Elastic Circuits

  2009cites this paper
• Synthesizing Synchronous Elastic Flow Networks

  2008cites this paper
• Implementing Synchronous Models on Loosely Time Triggered Architectures

  2008cites this paper
• Elasticity and Petri Nets

  2008cites this paper
• Time-robust discrete control over networked Loosely Time-Triggered Architectures

  2008cites this paper
• Time elastic digital systems and Petri Nets

  2008cites this paper
• Ordonnancements périodiques dans les réseaux de processus : Application à la conception insensible aux latences. (Static scheduling in process networks : application to latency insentitive design)

  2008cites this paper
• Design and performance analysis of data-independent stream processing systems

  2008cites this paper
• Correct-by-construction microarchitectural pipelining

  2008cites this paper
• Low Power and Energy Efficient Asynchronous Design

  2007cites this paper
• Adaptive Latency-Insensitive Protocols

  2007cites this paper
• Project-team S4 System Synthesis and Supervision, Scenarios Rennes -bretagne-atlantique

  year unknowncites this paper