Fault-tolerant Distributed Systems in Hardware

D. Dolev,Matthias Függer,C. Lenzen,U. Schmid,A. Steininger

Published 2015 in Bull. EATCS

ABSTRACT

No abstract is available for this paper.

PUBLICATION RECORD

Publication year
2015
Venue
Bull. EATCS
Publication date
2015-06-22
Fields of study
Computer Science, Engineering
Identifiers
No identifiers available.
External record
Open on Semantic Scholar
Source metadata
Semantic Scholar

CITATION MAP

EXTRACTION MAP

CLAIMS

No claims are published for this paper.

CONCEPTS

No concepts are published for this paper.

REFERENCES

Software partitioning of hardware transactions
2015cited by this paper
Conflict Reduction in Hardware Transactions Using Advisory Locks
2015cited by this paper
Towards Optimal Synchronous Counting
2015cited by this paper
Experimental Validation of a Faithful Binary Circuit Model
2015cited by this paper
Towards binary circuit models that faithfully capture physical solvability
2015cited by this paper
Linearizability Is Not Always a Safety Property
2014influential reference
Rigorously modeling self-stabilizing fault-tolerant circuits: An ultra-robust clocking scheme for systems-on-chip
2014cited by this paper
Transaction-friendly condition variables
2014cited by this paper
Transactional Semantics with Zombies
2014cited by this paper
Synchronous counting and computational algorithm design
2013cited by this paper
Byzantine Self-Stabilizing Clock Distribution with HEX: Implementation, Simulation, Clock Multiplication
2013cited by this paper
Performance evaluation of Intel® Transactional Synchronization Extensions for high-performance computing
2013cited by this paper
SPICE – Simulation Program with Integrated Circuit Emphasis
2013cited by this paper
Reduced hardware transactions: a new approach to hybrid transactional memory
2013influential reference
HEX: scaling honeycombs is easier than scaling clock trees
2013cited by this paper
Metastability challenges for 65nm and beyond; simulation and measurements
2013cited by this paper
Efficient Construction of Global Time in SoCs Despite Arbitrary Faults
2013cited by this paper
Unfaithful Glitch Propagation in Existing Binary Circuit Models
2013cited by this paper
Evaluation of Blue Gene/Q hardware support for transactional memories
2012influential reference
Transactional Memory Architecture and Implementation for IBM System Z
2012cited by this paper
Globally-Ratiochronous, Locally-Synchronous Systems
2012cited by this paper
Reconciling fault-tolerant distributed computing and systems-on-chip
2011cited by this paper
Fault-Tolerant Algorithms for Tick-Generation in Asynchronous Logic: Robust Pulse Generation - [Extended Abstract]
2011cited by this paper
VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation
2011cited by this paper
The impact of new technology on soft error rates
2011cited by this paper
Breaking the O ( n 2 ) Bit Barrier : Scalable Byzantine Agreement with an Adaptive Adversary
2011cited by this paper
Implementation tradeoffs in the design of flexible transactional memory support
2010cited by this paper
Breaking the O(n2) bit barrier: scalable byzantine agreement with an adaptive adversary
2010cited by this paper
A Necessary and Sufficient Timing Assumption for Speed-Independent Circuits
2009cited by this paper
A Self-Stabilizing Byzantine-Fault-Tolerant Clock Synchronization Protocol
2009cited by this paper
Safely Stimulating the Clock Synchronization Algorithm in Time-Triggered Systems–A Combined Formal and Experimental Approach
2009cited by this paper
Fast self-stabilizing byzantine tolerant digital clock synchronization
2008cited by this paper
Synchronization and Arbitration in Digital Systems
2008cited by this paper
The Designer's Guide to VHDL, Volume 3, Third Edition (Systems on Silicon) (Systems on Silicon)
2008cited by this paper
Shared Memory Synchronization
2008cited by this paper
Practical weak-atomicity semantics for java stm
2008influential reference
Byzantine Self-stabilizing Pulse in a Bounded-Delay Model
2007cited by this paper
Abortable and query-abortable objects and their efficient implementation
2007cited by this paper
On Self-stabilizing Synchronous Actions Despite Byzantine Attacks
2007cited by this paper
SEU and SET Modeling and Mitigation in Deep Submicron Technologies
2007cited by this paper
A Soft-error-tolerant Asynchronous Microcontroller
2007cited by this paper
Synchronous Elastic Circuits with Early Evaluation and Token Counterflow
2007cited by this paper
A Survey and Taxonomy of GALS Design Styles
2007influential reference
Open nesting in software transactional memory
2007cited by this paper
Synthesis of Timed Circuits Based on Decomposition
2006cited by this paper
Asynchronous Techniques for System-on-Chip Design
2006cited by this paper
DF-DICE: a scalable solution for soft error tolerant circuit design
2006cited by this paper
Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip
2006cited by this paper
A Byzantine-Fault Tolerant Self-stabilizing Protocol for Distributed Clock Synchronization Systems
2006cited by this paper
Self-stabilizing microprocessor: analyzing and overcoming soft errors
2006cited by this paper
High-performance CMOS variability in the 65-nm regime and beyond
2006cited by this paper
Clock distribution architectures: a comparative study
2006cited by this paper
Self-Stabilizing Byzantine Pulse Synchronization
2006cited by this paper
Computing with Reads and Writes in the Absence of Step Contention
2005influential reference
Self-timed circuitry for global clocking
2005cited by this paper
Logic-Timing Simulation and the Degradation Delay Model
2005cited by this paper
Compiling communicating processes into delay-insensitive VLSI circuits
2005cited by this paper
Virtualizing transactional memory
2005cited by this paper
Radiation-induced soft errors in advanced semiconductor technologies
2005cited by this paper
Modeling and analysis of crosstalk coupling effect on the victim interconnect using the ABCD network model
2004cited by this paper
Gradient clock synchronization
2004cited by this paper
Self-stabilizing clock synchronization in the presence of Byzantine faults
2004cited by this paper
Self Stabilization
2004cited by this paper
Linear Time Byzantine Self-Stabilizing Clock Synchronization
2003cited by this paper
The Theory of Timed I/o Automata
2003cited by this paper
The time-triggered architecture
2003cited by this paper
Self-Stabilizing Pulse Synchronization Inspired by Biological Pacemaker Networks
2003cited by this paper
Trends and Challenges in VLSI Circuit Reliability
2003cited by this paper
Relative timing [asynchronous design]
2003cited by this paper
Interconnected rings and oscillators as gigahertz clock distribution nets
2003cited by this paper
Fourteen ways to fool your synchronizer
2003cited by this paper
Obstruction-free synchronization: double-ended queues as an example
2003cited by this paper
Synchronization circuit performance
2002cited by this paper
Structure and interpretation of signals and systems
2002cited by this paper
Modeling the effect of technology trends on the soft error rate of combinational logic
2002cited by this paper
Specification and Development of Interactive Systems
2001cited by this paper
Clock distribution networks in synchronous digital integrated circuits
2001cited by this paper
Analysis of clock distribution networks in the presence of crosstalk and groundbounce
2001cited by this paper
Discrete abstractions of hybrid systems
2000cited by this paper
Defect tolerance in VLSI circuits: techniques and yield analysis
1998cited by this paper
All of us are smarter than any of us: wait-free hierarchies are not robust
1997cited by this paper
Transparent Support for Wait-Free Transactions
1997cited by this paper
On the models for asynchronous circuit behaviour with OR causality
1996cited by this paper
The Designer's Guide to VHDL
1995cited by this paper
Software transactional memory
1995cited by this paper
The Algorithmic Analysis of Hybrid Systems
1995cited by this paper
Quasi-Delay-Insensitive Circuits are Turing-Complete
1995cited by this paper
Self-Stabilizing Clock Synchronization in the Presence of ByzantineFaults ( Preliminary Version ) Shlomi Dolevy
1995cited by this paper
A Theory of Timed Automata
1994cited by this paper
The temporal logic of actions
1994cited by this paper
Anomalies in the Wait-Free Hierarchy
1994cited by this paper
Disjoint-access-parallel implementations of strong shared memory primitives
1994influential reference
Fault tolerant VLSI systems
1993cited by this paper
On the space complexity of randomized synchronization
1993cited by this paper
On the robustness of Herlihy's hierarchy
1993cited by this paper
Bit optimal distributed consensus
1992cited by this paper
Locking without blocking: making lock based concurrent data structure algorithms nonblocking
1992cited by this paper
Modular Construction of a Byzantine Agreement Protocol with Optimal Message Bit Complexity
1992cited by this paper
Synthesis of timed asynchronous circuits
1992cited by this paper
Wait-free synchronization
1991influential reference

CITED BY

Near-optimal self-stabilising counting and firing squads
2016cites this paper
Towards Optimal Synchronous Counting
2015cites this paper
Methodology for the Model for Failure Prediction in a Digital Signal Distribution
2015cites this paper
Efficient Counting with Optimal Resilience
2015cites this paper
Synchronous counting and computational algorithm design
2013influential citation
Lecture 4 Fault-Tolerant Clock Synchronization
year unknowncites this paper
Lecture 11 Synchronous Counting
year unknowncites this paper