SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems

No abstract is available for this paper.

• Publication year

  2009

• Venue

  2009 Design, Automation & Test in Europe Conference & Exhibition

• Publication date

  2009-04-20

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/DATE.2009.5090669
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Mentor Graphics：向嵌入式市场发力

  2010influential reference
• Cephalopod remains from the stomachs of Sperm whales caught off Peru and Chile

  2009cited by this paper
• Run-Time Integration of Reconfigurable Video Processing Systems

  2007cited by this paper
• A Parametric Study of Scalable Interconnects on FPGAs

  2006cited by this paper
• Dynamic interconnection of reconfigurable modules on reconfigurable devices

  2005cited by this paper
• LiPaR: A light-weight parallel router for FPGA-based networks-on-chip

  2005cited by this paper
• A practical approach for circuit routing on dynamic reconfigurable devices

  2005cited by this paper
• RASoC: a router soft-core for networks-on-chip

  2004cited by this paper
• International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について －

  2004cited by this paper
• SoCIN: a parametric and scalable network-on-chip

  2003cited by this paper
• Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs

  2002cited by this paper
• Networks on Chips: A New SoC Paradigm

  2002cited by this paper
• Route packets, not wires: on-chip interconnection networks

  2001cited by this paper
• Cephalopod remains in the stomachs of eight Weddell seals.

  1982cited by this paper
• Cephalopod remains from sperm whales caught off Iceland

  1976cited by this paper
• Cephalopod remains from a sperm whale caught off Vigo, Spain

  1974cited by this paper
• Seals of the World

  1964cited by this paper
• The identification of cephalopod "beaks" and the relationship between beak size and total body weight

  1962cited by this paper

• Hardware-in-the-loop simulation with dynamic partial FPGA reconfiguration applied to computer vision in ROS-based UAV

  2020cites this paper
• Low-Latency Communication Architecture For MACS

  2017cites this paper
• Analysis of power reduction and implementation on FPGA for AES-128bits using BEDT schemes

  2017cites this paper
• Deployment of Run-Time Reconfigurable Hardware Coprocessors Into Compute-Intensive Embedded Applications

  2011cites this paper
• Hardware module reuse and runtime assembly for dynamic management of reconfigurable resources

  2011cites this paper
• Enabling high level design of adaptive systems with partial reconfiguration

  2011cites this paper
• An integrated development toolset and implementation methodology for partially reconfigurable system-on-chips

  2011cites this paper
• Designing and Implementing a Portable, Efficient Inter-core Communication Scheme for Embedded Multicore Platforms

  2010cites this paper
• VAPRES: A Customizable and Flexible Base Architecture for Partially Reconfigurable Systems

  2010cites this paper
• Bitstream relocation with local clock domains for partially reconfigurable FPGAs

  2009cites this paper
• Runtime Temporal Partitioning Assembly to Reduce FPGA Reconfiguration Time

  2009cites this paper
• Ieee Transactions on Parallel and Distributed Systems Macs: a Highly Customizable Low-latency Communication Architecture

  year unknowninfluential citation