Fault tolerant algorithms for network-on-chip interconnect

No abstract is available for this paper.

• Publication year

  2004

• Venue

  IEEE Computer Society Annual Symposium on VLSI

• Publication date

  2004-10-04

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/ISVLSI.2004.1339507
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Towards on-chip fault-tolerant communication

  2003cited by this paper
• Gossip-based ad hoc routing

  2002cited by this paper
• The International Technology Roadmap for Semiconductors—Perspectives and challenges for the next 15 years

  2002cited by this paper
• Networks on chip: a new paradigm for systems on chip design

  2002cited by this paper
• A new class of linear feedback shift register generators

  2000cited by this paper
• Digital systems engineering

  1998cited by this paper
• A synthesis method for fault-tolerant and flexible multipath routing protocols

  1997cited by this paper
• Introduction to the numerical solution of Markov Chains

  1994cited by this paper
• Gossiping in Minimal Time

  1992cited by this paper
• A survey of gossiping and broadcasting in communication networks

  1988cited by this paper
• Probability, random variables and stochastic processes

  1985cited by this paper
• Data and Computer Communications

  1985cited by this paper
• Random variables and stochastic processes

  1979cited by this paper
• Markov Chains

  1972cited by this paper

• TriRoute: Low-Latency 1x3 Router for Optimized Data Distribution

  2025influential citation
• Fault-aware routing approach for mesh-based Network-on-Chip architecture

  2023cites this paper
• Evolution of Publications, Subjects, and Co-Authorships in Network-on-Chip Research From a Complex Network Perspective

  2021cites this paper
• Deflection-Aware Routing Algorithm in Network on Chip against Soft Errors and Crosstalk Faults

  2021cites this paper
• Secure Network-on-Chip Against Black Hole and Tampering Attacks

  2020influential citation
• A scalable smart router architecture with intelligent adaptive routing and fault-tolerant management

  2020cites this paper
• Analyzing the Error Propagation in a Parameterizable Network-on-Chip Router

  2019cites this paper
• A survey on fault-tolerant application mapping techniques for Network-on-Chip

  2019cites this paper
• Network on Chip: A Review of Fault Tolerant Adaptive Routing Algorithm

  2018cites this paper
• Decompose and Conquer: Addressing Evasive Errors in Systems on Chip

  2018cites this paper
• Survey on Architecture for Network on Chip

  2018cites this paper
• A Path-Counter Method for Fault-Tolerant Minimal Routing Algorithms in 2D Mesh

  2018cites this paper
• Implementation of a Novel Fault Tolerant Routing Technique for Mesh Network on Chip

  2018cites this paper
• Design and performance optimization of asynchronous networks-on-chip

  2018cites this paper
• High Reliability NoC switch using Modified Hamming Code with Transient Faults

  2018cites this paper
• A Fault-Tolerant Routing Algorithm Using Tunnels in Fault Blocks for Network-on-Chip

  2018cites this paper
• Router1x3 Protocol design with virtual cut through Mechanism for Network on Chip (NoC)

  2018cites this paper
• Minimizing the system impact of router faults by means of reconfiguration and adaptive routing

  2017cites this paper
• Reliability Enhancement of Many-core Processors

  2017cites this paper
• Path-Diversity-Aware Fault-Tolerant Routing Algorithm for Network-on-Chip Systems

  2017cites this paper
• Contribution to the architecture and implementation of Bi-NoC routers for multi-synchronous GALS systems

  2017cites this paper
• A runtime fault-tolerant routing algorithm based on region flooding in NoCs

  2016cites this paper
• LBFT: a fault-tolerant routing algorithm for load-balancing network-on-chip based on odd–even turn model

  2016cites this paper
• Resource Conscious Diagnosis and Reconfiguration for NoC Permanent Faults

  2016cites this paper
• FPGA based design of area efficient router architecture for Network on Chip (NoC)

  2016cites this paper
• Shield: A Reliable Network-on-Chip Router Architecture for Chip Multiprocessors

  2016cites this paper
• Fault tolerant tactile sensor arrays for prosthesis

  2016cites this paper
• A Fault Injection Framework for Reliability Evaluation ofNetworks on Chip Designed for Space Applications

  2016cites this paper
• NoCGIN: A Gamma Interconnection Network as NoC Interconnect

  2016cites this paper
• Virtual Channel Allocation ( VA ) Switch Allocation ( SA ) Routing Computation ( RC ) Crossbar ( XB )

  2016cites this paper
• Secure and Dependable NoC-Connected Systems on an FPGA Chip

  2016cites this paper
• FCA-OE: Fault-Aware and Congestion-Aware Routing Algorithm Based on Odd-Even Algorithm for Network on Chip

  2015cites this paper
• Survey of Network on Chip Architectures

  2015cites this paper
• Resilient On-Chip Memory Design in the Nano Era

  2015cites this paper
• Emulation platform synthesis and NoC evaluation for embedded systems : towards next generation networks

  2015cites this paper
• Markovian Models Based Stochastic Communication in Networks-in-Package

  2015cites this paper
• FPASR: A NEW EFFICIENT FUZZY POWER-AWARE SOURCE ROUTING ALGORITHM FOR NETWORK-ON-CHIP

  2015cites this paper
• FT-Z-OE: A Fault Tolerant and Low Overhead Routing Algorithm on TSV-based 3D Network on Chip Links

  2015cites this paper
• A NEW ARBITRATION METHOD TO IMPROVE ROUTING EFFICIENCY IN NETWORK-ON-CHIP

  2015cites this paper
• Tolerância a Falhas em Elementos de Processamento de MPSoCs

  2015cites this paper
• A fault-tolerant routing algorithm in 3D topology manycore processors

  2015cites this paper
• A Routing-Level Solution for Fault Detection, Masking, and Tolerance in NoCs

  2015cites this paper
• Adaptive online fault detection on network-on-chip based on packet logging mechanism

  2015cites this paper
• New circuit switching techniques in on-chip networks

  2015cites this paper
• Paper Title (use style: paper title)

  2015cites this paper
• Review on Router Design for Network on Chip

  2015cites this paper
• Power and Thermal Effects and Management

  2014cites this paper
• Brisk and limited-impact NoC routing reconfiguration

  2014cites this paper
• Fxy: a Hierarchical Routing Algorithm to Balance Performance and Fault Tolerance in Networks-on-Chip

  2014cites this paper
• Private reliability environments for efficient fault-tolerance in CGRAs

  2014cites this paper
• NoC-based fault-tolerant cache design in chip multiprocessors

  2014cites this paper
• A low overhead, fault tolerant and congestion aware routing algorithm for 3D mesh-based Network-on-Chips

  2014cites this paper
• Failure analysis of a network-on-chip for real-time mixed-critical systems

  2014cites this paper
• PRESENTING A FAULT TOLERANT MECHANISM FOR BUFFERING FAULT IN NETWORK ON CHIPS

  2014cites this paper
• On Chip Permutation Network for Multiprocessor System on Chip

  2014influential citation
• A Scalable and Adaptive Network on Chip for Many-Core Architectures

  2014cites this paper
• FMEA-based analysis of a Network-on-Chip for mixed-critical systems

  2014cites this paper
• Fault Tolerant Network-on-Chip Router Architectures for Multi-Core Architectures

  2014cites this paper
• A brief overview of the challenges of the multicore roadmap

  2014cites this paper
• Congestion-Aware Adaptive Routing in 2D-Mesh Multicores

  2014cites this paper
• ZoneDefense: A Fault-Tolerant Routing for 2-D Meshes Without Virtual Channels

  2014cites this paper
• HEFT: A hybrid system-level framework for enabling energy-efficient fault-tolerance in NoC based MPSoCs

  2014cites this paper
• LOW LATENCY ON CHIP PERMUTATION NETWORK FOR MULTIPROCESSOR SYSTEM ON CHIP

  2014cites this paper
• Resource-aware clustering design for NoC-based MPSoCs

  2014cites this paper
• Network on Chip Architecture and Routing Techniques : A survey

  2014cites this paper
• Runtime Adaptation of Embedded Tasks with A-Priori Known Timing Behavior Utilizing On-Line Partner-Core Monitoring and Recovery

  2014cites this paper
• Bio-inspired NoC fault tolerant techniques

  2014cites this paper
• Rescuing healthy cores against disabled routers

  2014cites this paper
• CONSTRAINT RANDOM VERIFICATION OF NETWORK ROUTER FOR SYSTEM ON CHIP APPLICATION

  2014cites this paper
• FAULT TOLERANT DEFLECTING ROUTER WITH HIGH FAULT COVERAGE FOR ON-CHIP NETWORK

  2014cites this paper
• System Reliability-Aware Energy Optimization for Network-on-Chip with Voltage-Frequency Islands

  2013cites this paper
• Fault Tolerance on NoCs

  2013cites this paper
• Acyclic LBDRe: fault-tolerant routing algorithm for network on chip

  2013cites this paper
• Efficient router design for network on chip

  2013cites this paper
• Design and implementation of a reliable reconfigurable real-time operating system (R3TOS)

  2013cites this paper
• NISHA: A fault-tolerant NoC router enabling deadlock-free Interconnection of Subnets in Hierarchical Architectures

  2013cites this paper
• A fault tolerant NoC architecture based upon external router backup paths

  2013cites this paper
• Reliable and adaptive network-on-chip architectures for cyber physical systems

  2013influential citation
• Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration

  2013cites this paper
• New priority-based Arbitration Methods for Appropriate Input Selection to Improve the Performance of Network-on-Chip (NoC)

  2013cites this paper
• Methods for fault tolerance in networks-on-chip

  2013influential citation
• CusNoC: Fast Full-Chip Custom NoC Generation

  2013cites this paper
• Reliable Networks-on-Chip Design for Sustainable Computing Systems

  2013cites this paper
• A VLSI architecture for enhancing the fault tolerance of NoC using quad-spare mesh topology and dynamic reconfiguration

  2013cites this paper
• Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router

  2013cites this paper
• Enabling power efficiency through dynamic rerouting on-chip

  2013cites this paper
• Notice of Violation of IEEE Publication PrinciplesStudy of fault-tolerant routing algorithm of NoC based on 2D-Mesh topology

  2013cites this paper
• EFFICIENT ROUTER DESIGN FOR NETWORK ON CHIP

  2013cites this paper
• A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration

  2013cites this paper
• A Survey of Logic Based Distributed Routing for On-Chip Interconnection Networks

  2013cites this paper
• Contributions aux processeurs multi-coeurs massivement parallèles en technologie en rupture : routage tolérant aux fautes de réseau d'interconnexion et auto-adaptabilité des applications

  2013cites this paper
• A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip

  2013cites this paper
• Energy-Aware Fault-Tolerant Network-on-Chips for Addressing Multiple Traffic Classes

  2012cites this paper
• Configurable Redundant Routing for Network on Chip

  2012cites this paper
• A novel NoC-based design for fault-tolerance of last-level caches in CMPs

  2012cites this paper
• Presentation of New Method for Reducing Overhead and Increasing Tolerant in Networks on Chip by Data Coding

  2012cites this paper
• Design and Implementation of Dynamic Reliable Virtual Channel for Network-on-Chip

  2012cites this paper
• Fault Tolerant Architectures for On-Chip Networks

  2012cites this paper
• Networks-on-Chip (NoC)

  2012cites this paper
• A Fault-Tolerance Shortest Routing Algorithm with PDPE on (n, k)-Star Graph for NoC

  2012cites this paper