PIM-enabled instructions: A low-overhead, locality-aware processing-in-memory architecture

No abstract is available for this paper.

• Publication year

  2015

• Venue

  International Symposium on Computer Architecture

• Publication date

  2015-06-13

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/2749469.2750385
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks

  2017cited by this paper
• NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules

  2015cited by this paper
• A scalable processing-in-memory accelerator for parallel graph processing

  2015cited by this paper
• Simplifying Scalable Graph Processing with a Domain-Specific Language

  2014cited by this paper
• NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads

  2014cited by this paper
• TOP-PIM: throughput-oriented programmable processing in memory

  2014cited by this paper
• 5.4 Ivytown: A 22nm 15-core enterprise Xeon® processor family

  2014cited by this paper
• Near-Data Processing: Insights from a MICRO-46 Workshop

  2014cited by this paper
• The POWER8TM processor: Designed for big data, analytics, and cloud environments

  2014cited by this paper
• A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing

  2013cited by this paper
• Memory-centric system interconnect design with Hybrid Memory Cubes

  2013cited by this paper
• A Processing-in-Memory Taxonomy and a Case for Studying Fixed-function PIM

  2013cited by this paper
• RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization

  2013cited by this paper
• AC-DIMM: associative computing with STT-MRAM

  2013cited by this paper
• CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory

  2012influential reference
• Green-Marl: a DSL for easy and efficient graph analysis

  2012cited by this paper
• Hybrid memory cube new DRAM architecture increases density and performance

  2012cited by this paper
• Active memory controller

  2012cited by this paper
• Buffer-on-board memory systems

  2012cited by this paper
• Efficient Parallel Graph Exploration on Multi-Core CPU and GPU

  2011cited by this paper
• CACTI 6.0: A Tool to Model Large Caches

  2009cited by this paper
• McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures

  2009cited by this paper
• PEGASUS: A Peta-Scale Graph Mining System Implementation and Observations

  2009cited by this paper
• 3D-Stacked Memory Architectures for Multi-core Processors

  2008cited by this paper
• The PARSEC benchmark suite: Characterization and architectural implications

  2008cited by this paper
• Active memory operations

  2007cited by this paper
• Measurement and analysis of online social networks

  2007cited by this paper
• Parallel Processing Letters ❢c World Scientific Publishing Company CHALLENGES IN PARALLEL GRAPH PROCESSING

  2006cited by this paper
• MineBench: A Benchmark Suite for Data Mining Workloads

  2006influential reference
• Demystifying 3D ICs: the pros and cons of going vertical

  2005cited by this paper
• PIM lite: a multithreaded processor-in-memory prototype

  2005cited by this paper
• Pin: building customized program analysis tools with dynamic instrumentation

  2005cited by this paper
• Cache Coherence in Intelligent Memory Systems

  2003cited by this paper
• Gilgamesh: A Multithreaded Processor-In-Memory Architecture for Petaflops Computing

  2002cited by this paper
• Automatic Code Mapping on an Intelligent Memory Architecture

  2001cited by this paper
• Smart Memories: a modular reconfigurable architecture

  2000cited by this paper
• Mapping Irregular Applications to DIVA, a PIM-based Data-Intensive Architecture

  1999cited by this paper
• FlexRAM: Toward an advanced Intelligent Memory system

  1999cited by this paper
• The Anatomy of a Large-Scale Hypertextual Web Search Engine

  1998cited by this paper
• Active Pages: a computation model for intelligent memory

  1998cited by this paper
• A case for intelligent RAM

  1997cited by this paper
• Hitting the memory wall: implications of the obvious

  1995cited by this paper
• Processing in Memory: The Terasys Massively Parallel PIM Array

  1995cited by this paper
• 994 International Conference on Parallel Processing Execube -a New Architecture for Scaleable Mpps

  year unknowncited by this paper

• Computational Burst Buffers: Accelerating HPC I/O via In-Storage Compression Offloading

  2026cites this paper
• Accelerating Multi-Scale Deformable Attention Using Near-Memory-Processing Architecture

  2026cites this paper
• CD-PIM: A High-Bandwidth and Compute-Efficient LPDDR5-Based PIM for Low-Batch LLM Acceleration on Edge-Device

  2026cites this paper
• VertexLocater: PIM-enabled dynamic offloading for graph computing

  2026cites this paper
• CoCoTree: A Computation-Capable Architecture for Collective Communication in Scalable PIM

  2026cites this paper
• The Memory Processing Unit: A Generalized Interface for End-to-End In-Memory Execution

  2026cites this paper
• Unguided Machine Learning-Based Computation Offloading for Near-Memory Processing

  2025cites this paper
• Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators

  2025cites this paper
• Proteus: Enabling High-Performance Processing-Using-DRAM with Dynamic Bit-Precision, Adaptive Data Representation, and Flexible Arithmetic

  2025cites this paper
• SSS-DIMM: Removing Redundant Data Movement in Trusted DIMM-Based Near-Memory-Processing Kernel Offloading via Secure Space Sharing

  2025cites this paper
• ALPHA-PIM: Analysis of Linear Algebraic Processing for High-Performance Graph Applications on a Real Processing-In-Memory System

  2025cites this paper
• CoaT: Compiler-Assisted Two-Stage Offloading Approach for Data-Intensive Applications Under NMP Framework

  2025influential citation
• Concurrent PIM and Load/Store Servicing in PIM-Enabled Memory

  2025cites this paper
• PIM-ORAM: Towards Oblivious RAM Primitives in Commodity Processing-In-Memory

  2025cites this paper
• DREAM-CIM: A Digital SRAM-Based CIM Accelerator for Energy- and Area-Efficient Edge AI

  2025cites this paper
• CIPHERMATCH: Accelerating Homomorphic Encryption-Based String Matching via Memory-Efficient Data Packing and In-Flash Processing

  2025cites this paper
• Lining up Garbage Collection and Application for a Far-Memory-Friendly Runtime

  2025cites this paper
• Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device

  2025cites this paper
• FALA: Locality-Aware PIM-Host Cooperation for Graph Processing with Fine-Grained Column Access

  2025cites this paper
• SparsePIM: An Efficient HBM-Based PIM Architecture for Sparse Matrix-Vector Multiplications

  2025cites this paper
• Cache and Near-Data Co-Design for Chiplets

  2025cites this paper
• PIMDAL: Mitigating the Memory Bottleneck in Data Analytics using a Real Processing-in-Memory System

  2025cites this paper
• PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips

  2025cites this paper
• Piccolo: Large-Scale Graph Processing with Fine-Grained in-Memory Scatter-Gather

  2025cites this paper
• Eliminate Data Divergence in SpMV via Processor and Memory Co-Computing Framework

  2025cites this paper
• IMPRINT: In-Memory Processing with Indirect Addressing Techniques for GPU-hosted HBM-PIM

  2025cites this paper
• GPOS: A General and Precise Offloading Strategy for High Generality of DNN Acceleration by OCP and NDP Co-Optimizing

  2025cites this paper
• POSTER: PIMAP: Characterizing a Real Processing-in-Memory System for Analytical Data Processing

  2025cites this paper
• PIM-Malloc: A Fast and Scalable Dynamic Memory Allocator for Processing-In-Memory (PIM) Architectures

  2025cites this paper
• Memory-Centric Computing: Solving Computing’s Memory Problem

  2025cites this paper
• No One-Size-Fits-All: A Workload-Driven Characterization of Bit-Parallel vs. Bit-Serial Data Layouts for Processing-using-Memory

  2025cites this paper
• Proteus: Achieving High-Performance Processing-Using-DRAM via Dynamic Precision Bit-Serial Arithmetic

  2025cites this paper
• SAGE: A Compiler-assisted Reinforcement Learning-based Offloading Approach under Near-memory Processing Paradigm

  2025influential citation
• RayN: Ray Tracing Acceleration with Near-memory Computing

  2025cites this paper
• TPNM: A CXL Based General Purpose Tiered Process Near Memory Framework

  2025cites this paper
• Adaptive Computing in Memory Meets Conventional Batteryless Platforms

  2025cites this paper
• DATIS: DRAM Architecture and Technology Integrated Simulation

  2025cites this paper
• DL-PIM: Improving Data Locality in Processing-in-Memory Systems

  2025cites this paper
• Prism: Practical In-Memory Acceleration for Subgraph Matching at Scale

  2025cites this paper
• An Experimental Exploration of In-Memory Computing for Multi-Layer Perceptrons

  2025cites this paper
• Descriptor-Based Object-Aware Memory Systems: A Comprehensive Review

  2025cites this paper
• NUPEA: Optimizing Critical Loads on Spatial Dataflow Architectures via Non-Uniform Processing-Element Access

  2025cites this paper
• Accelerating Triangle Counting with Real Processing-in-Memory Systems

  2025cites this paper
• Accelerating Sparse Matrix-Matrix Multiplication on GPUs with Processing Near HBMs

  2025cites this paper
• NPC: A Non-Conflicting Processing-in-Memory Controller in DDR Memory Systems

  2025cites this paper
• Balancing Graph Processing Workloads in Heterogeneous CPU-PIM Systems

  2025influential citation
• Proteus: Achieving High-Performance Processing-Using-DRAM with Dynamic Bit-Precision, Adaptive Data Representation, and Flexible Arithmetic

  2025cites this paper
• APX-DREAM-CIM: An Approximate Digital SRAM-Based CIM Accelerator for Edge AI

  2025cites this paper
• Identifying Optimal Workload Offloading Partitions for CPU-PIM Graph Processing Accelerators

  2025influential citation
• Accelerating Confidential Recommendation Model Inference With Near-Memory Processing

  2025cites this paper
• A Framework for Near Memory Processing With Computation Offloading and Load Balancing

  2025influential citation
• A Framework for Explainable, Comprehensive, and Customizable Memory-Centric Workloads

  2024cites this paper
• A Unified Computational Storage and Memory Architecture in the CXL Era

  2024cites this paper
• PIM-Potential: Broadening the Acceleration Reach of PIM Architectures

  2024cites this paper
• Nearest data processing in GPU

  2024cites this paper
• Accelerating DNA Read Mapping with Digital Processing-in-Memory

  2024cites this paper
• PIM-MMU: A Memory Management Unit for Accelerating Data Transfers in Commercial PIM Systems

  2024cites this paper
• CRISP: Triangle Counting Acceleration via Content Addressable Memory-Integrated 3D-Stacked Memory

  2024cites this paper
• NDPBridge: Enabling Cross-Bank Coordination in Near-DRAM-Bank Processing Architectures

  2024cites this paper
• vPIM: Processing-in-Memory Virtualization

  2024cites this paper
• In-memory computing: characteristics, spintronics, and neural network applications insights

  2024cites this paper
• ARTEMIS: A Mixed Analog-Stochastic In-DRAM Accelerator for Transformer Neural Networks

  2024cites this paper
• DRust: Language-Guided Distributed Shared Memory with Fine Granularity, Full Transparency, and Ultra Efficiency

  2024cites this paper
• Demystifying Higher-Order Graph Neural Networks

  2024cites this paper
• Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis

  2024cites this paper
• Accelerating Aggregation Using a Real Processing-in-Memory System

  2024cites this paper
• PIM-Opt: Demystifying Distributed Optimization Algorithms on a Real-World Processing-In-Memory System

  2024cites this paper
• PID-Comm: A Fast and Flexible Collective Communication Framework for Commodity Processing-in-DIMM Devices

  2024cites this paper
• Memristor based Spiking Neural Networks: Cooperative Development of Neural Network Architecture/Algorithms and Memristors

  2024cites this paper
• Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System

  2024cites this paper
• PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures

  2024cites this paper
• MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Computing

  2024cites this paper
• Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis

  2024cites this paper
• NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing

  2024cites this paper
• Bitwise Logic Using Phase Change Memory Devices Based on the Pinatubo Architecture

  2024cites this paper
• Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory

  2024influential citation
• Virtuoso: Enabling Fast and Accurate Virtual Memory Research via an Imitation-based Operating System Simulation Methodology

  2024cites this paper
• RecPIM: Efficient In-Memory Processing for Personalized Recommendation Inference Using Near-Bank Architecture

  2024cites this paper
• On the Layout-Oriented Investigation of Power Attack Hardness of Spintronic-Based Logic Circuits

  2024cites this paper
• MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing

  2024cites this paper
• Demystifying Chains, Trees, and Graphs of Thoughts

  2024cites this paper
• Leviathan: A Unified System for General-Purpose Near-Data Computing

  2024cites this paper
• Low-Overhead General-Purpose Near-Data Processing in CXL Memory Expanders

  2024cites this paper
• A3PIM: An Automated, Analytic and Accurate Processing-in-Memory Offloader

  2024cites this paper
• MeMCISA: Memristor-Enabled Memory-Centric Instruction-Set Architecture for Database Workloads

  2024cites this paper
• Kobold: Simplified Cache Coherence for Cache-Attached Accelerators

  2023cites this paper
• Swordfish: A Framework for Evaluating Deep Neural Network-based Basecalling using Computation-In-Memory with Non-Ideal Memristors

  2023cites this paper
• SimplePIM: A Software Framework for Productive and Efficient Processing-in-Memory

  2023cites this paper
• POSTER: DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures

  2023cites this paper
• vPIM: Efficient Virtual Address Translation for Scalable Processing-in-Memory Architectures

  2023cites this paper
• Inclusive-PIM: Hardware-Software Co-design for Broad Acceleration on Commercial PIM Architectures

  2023cites this paper
• Lightning Talk: Memory-Centric Computing

  2023cites this paper
• Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology

  2023cites this paper
• FPGA Processor In Memory Architectures (PIMs): Overlay or Overhaul ?

  2023cites this paper
• MDCIM: MRAM-Based Digital Computing-in-Memory Macro for Floating-Point Computation with High Energy Efficiency and Low Area Overhead

  2023cites this paper
• eBFP: A Processing-in-Memory Storage Method with Parallel Computing and Low Latency

  2023cites this paper
• A Novel Non-Voltatile Magnetic Majority Gate with Voltage-Gated Spin-Orbit Torque Magnetic Tunnel Junction Cascaded in Series for Low Power and High Reliability

  2023cites this paper
• A Survey of Memory-Centric Energy Efficient Computer Architecture

  2023cites this paper
• Thermal Integrity of ReRAM-based Near-Memory Computing in 3D Integrated DNN Accelerators

  2023cites this paper
• Memory-Centric Computing

  2023cites this paper