System implications of memory reliability in exascale computing

No abstract is available for this paper.

• Publication year

  2011

• Venue

  2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC)

• Publication date

  2011-11-12

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/2063384.2063445
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques

  2011cited by this paper
• A framework for architecture-level power, area, and thermal simulation and its application to network-on-chip design exploration

  2011cited by this paper
• The structural simulation toolkit

  2011cited by this paper
• Lightweight Chip Multi-Threading (LCMT): Maximizing Fine-Grained Parallelism On-Chip

  2011cited by this paper
• FREE-p: Protecting non-volatile memory against both hard and soft errors

  2011cited by this paper
• Reducing cache power with low-cost, multi-bit error-correcting codes

  2010cited by this paper
• Silicon-photonic network architectures for scalable, power-efficient multi-chip systems

  2010cited by this paper
• McPAT 1 . 0 : An Integrated Power , Area , and Timing Modeling Framework for Multicore Architectures ∗

  2010cited by this paper
• The Exascale challenge

  2010cited by this paper
• A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility

  2010cited by this paper
• Rethinking DRAM design and organization for energy-constrained multi-cores

  2010cited by this paper
• A 16 Gb/s/Link, 64 GB/s Bidirectional Asymmetric Memory Interface

  2009cited by this paper
• DRAM errors in the wild: a large-scale field study

  2009cited by this paper
• Leveraging 3D PCRAM technologies to reduce checkpoint overhead for future exascale systems

  2009influential reference
• PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM

  2009cited by this paper
• McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures

  2009cited by this paper
• Future scaling of processor-memory interfaces

  2009cited by this paper
• The PARSEC benchmark suite: Characterization and architectural implications

  2008cited by this paper
• Memory model effects on application performance for a lightweight multithreaded architecture

  2008cited by this paper
• Comparison of accelerated DRAM soft error rates measured at component and system level

  2008cited by this paper
• A 16Gb/s/link, 64GB/s bidirectional asymmetric memory interface cell

  2008cited by this paper
• System RAS implications of DRAM soft errors

  2008cited by this paper
• Software and Algorithms for Graph Queries on Multithreaded Architectures

  2007cited by this paper
• Performance counters and development of SPEC CPU2006

  2007cited by this paper
• A Heterogeneous Lightweight Multithreaded Architecture

  2007influential reference
• Memory Systems: Cache, DRAM, Disk

  2007cited by this paper
• A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications

  2007cited by this paper
• Proceedings of the 3rd conference on Computing frontiers

  2006cited by this paper
• The area and latency tradeoffs of binary bit-parallel BCH decoders for prospective nanoelectronic memories

  2006cited by this paper
• Impact of Error Correction Code and Dynamic Memory Reconfiguration on High-Reliability/Low-Cost Server Memory

  2006influential reference
• A higher order estimate of the optimum checkpoint interval for restart dumps

  2006cited by this paper
• A Large-Scale Study of Failures in High-Performance Computing Systems

  2006cited by this paper
• On the architectural requirements for efficient execution of graph algorithms

  2005cited by this paper
• Pin: building customized program analysis tools with dynamic instrumentation

  2005cited by this paper
• ELDORADO

  2005cited by this paper
• A white paper on the benefits of chipkill-correct ecc for pc server main memory

  1997cited by this paper
• The SPLASH-2 programs: characterization and methodological considerations

  1995cited by this paper
• Error-control coding for computer systems

  1989cited by this paper
• A pipelined, shared resource MIMD computer

  1986cited by this paper
• A first order approximation to the optimum checkpoint interval

  1974cited by this paper
• Soft Errors in Electronic Memory – A White Paper

  year unknowninfluential reference

• FeatherGuard: A Data-Driven Lightweight Error Protection Scheme for DNN Inference on Edge Devices

  2025cites this paper
• RC-NVM: Recovery-Aware Reliability-Security Co-Design for Non-Volatile Memories

  2024cites this paper
• A characterization of soft-error sensitivity in data-parallel and model-parallel distributed deep learning

  2024cites this paper
• Redundant Array of Independent Memory Devices

  2023cites this paper
• Waste Heat Reutilization and Integrated Demand Response for Decentralized Optimization of Data Centers

  2022cites this paper
• Efficient detection of silent data corruption in HPC applications with synchronization-free message verification

  2021cites this paper
• WoLFRaM: Enhancing Wear-Leveling and Fault Tolerance in Resistive Memories using Programmable Address Decoders

  2020cites this paper
• Towards a Model to Estimate the Reliability of Large-Scale Hybrid Supercomputers

  2020cites this paper
• SERN: Modeling and Analyzing the Soft Error Reliability of Convolutional Neural Networks

  2020cites this paper
• BonVoision: leveraging spatial data smoothness for recovery from memory soft errors

  2019cites this paper
• Innovations in the Memory System

  2019cites this paper
• ρ: Relaxed Hierarchical ORAM

  2019cites this paper
• A survey of techniques for improving error-resilience of DRAM

  2018cites this paper
• Advances on Adaptive Fault-Tolerant System Components: Micro-processors, NoCs, and DRAM

  2017cites this paper
• Designing Low Cost Error Correction Schemes for Improving Memory Reliability

  2017cites this paper
• Measuring the Impact of Memory Errors on Application  Performance

  2017cites this paper
• Architectural Techniques to Enable Reliable and Scalable Memory Systems

  2017cites this paper
• Odd-ECC: on-demand DRAM error correcting codes

  2017cites this paper
• Discretization error cancellation in electronic structure calculation: toward a quantitative study

  2017cites this paper
• Opportunistic Memory Systems in Presence of Hardware Variability

  2017cites this paper
• Methods for Efficient Data Access and Communication in Many-core Architectures

  2016cites this paper
• Enabling technologies for memory compression: Metadata, mapping, and prediction

  2016cites this paper
• Operational Cost Optimization for Cloud Computing Data Centers Using Renewable Energy

  2016influential citation
• XED: Exposing On-Die Error Detection Information for Strong Memory Reliability

  2016cites this paper
• Citadel

  2016cites this paper
• Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems

  2016cites this paper
• Using Low Cost Erasure and Error Correction Schemes to Improve Reliability of Commodity DRAM Systems

  2016cites this paper
• CRC-Based Memory Reliability for Task-Parallel HPC Applications

  2016influential citation
• Improving Application Resilience to Memory Errors with Lightweight Compression

  2016cites this paper
• Reliability for exascale computing : system modelling and error mitigation for task-parallel HPC applications

  2016cites this paper
• Using Rollback Avoidance to Mitigate Failures in Next-Generation Extreme-Scale Systems

  2016cites this paper
• The Implications of Different DRAM Protection Techniques on Datacenter TCO

  2015cites this paper
• Optimization Of Operational Costs In Data Centers

  2015cites this paper
• E-ECC: Low Power Erasure and Error Correction Schemes for Increasing Reliability of Commodity DRAM Systems

  2015cites this paper
• COP: To compress and protect main memory

  2015cites this paper
• Cost-Effective Techniques for Processor Reliability

  2015cites this paper
• Modeling the implications of DRAM failures and protection techniques on datacenter TCO

  2015cites this paper
• FaultSim

  2015cites this paper
• Circuit Techniques for Adaptive and Reliable High Performance Computing

  2014cites this paper
• Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures

  2014cites this paper
• NUCA-L1

  2014cites this paper
• Quantitatively Modeling Application Resilience with the Data Vulnerability Factor

  2014cites this paper
• A fault-tolerant SDRAM controller based on a dynamically reconfigurable shift register chain

  2014cites this paper
• Rethinking algorithm-based fault tolerance with a cooperative software-hardware approach

  2013cites this paper
• Optimization of Electricity and Server Maintenance Costs in Hybrid Cooling Data Centers

  2013cites this paper
• Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes

  2013cites this paper
• Exploring DRAM organizations for energy-efficient and resilient exascale memories

  2013cites this paper
• Evaluating operating system vulnerability to memory errors

  2012cites this paper
• An Operating System Resilient to DRAM Failures.

  2012cites this paper
• MAGE: Adaptive Granularity and ECC for resilient and power efficient memory systems

  2012cites this paper
• Detection and correction of silent data corruption for large-scale high-performance computing

  2012cites this paper
• SAND 2012-4060 Unlimited Release Printed May , 2012 Evaluating Operating System Vulnerability to Memory Errors

  2012cites this paper
• Designing Efficient Memory for Future Computing Systems

  2012cites this paper
• MIMS: Towards a Message Interface Based Memory System

  2012cites this paper
• Poster: detection and correction of silent data corruption for large-scale high-performance computing

  2012cites this paper
• Hard and Soft E rror Resilience for One-sided Dense Linear Algebra Algorithms

  2012cites this paper
• LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems

  2012influential citation