A New Algorithm for Floorplan Design

No abstract is available for this paper.

• Publication year

  1986

• Venue

  23rd ACM/IEEE Design Automation Conference

• Publication date

  1986-07-02

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/318013.318030
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• The TimberWolf placement and routing package

  1985cited by this paper
• SIMULATED-ANNEALING CHANNEL ROUTER.

  1985cited by this paper
• Optimal Orientations of Cells in Slicing Floorplan Designs

  1984cited by this paper
• Optimization by Simulated Annealing

  1983cited by this paper
• Automatic Floorplan Design

  1982cited by this paper
• The Planar Package Planner for System Designers

  1982cited by this paper
• On finding Most Optimal Rectangular Package Plans

  1982cited by this paper
• A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation

  1979cited by this paper
• Placement Algorithms for Arbitrarily Shaped Blocks

  1979cited by this paper
• The Design and Analysis of Computer Algorithms

  1974cited by this paper

• IncreDFlip: Incremental Dataflow-Driven Macro Flipping for Efficient Macro Placement Refinement

  2025cites this paper
• Subitizing-Inspired_Large_Language_Models_for_Floorplanning

  2025cites this paper
• Algorithm-Driven On-Chip Integration for High Density and Low Cost

  2025cites this paper
• Research on Dynamic Path Planning for Autonomous Vehicles Based on Reinforcement Learning

  2024cites this paper
• Automatic Placement of PCB Functional Modules Based on Regional Division

  2024cites this paper
• PARSAC: Fast, Human-quality Floorplanning for Modern SoCs with Complex Design Constraints

  2024cites this paper
• A hybrid genetic-simulated annealing algorithm for multiple traveling salesman problems

  2024cites this paper
• A new representation in 3D VLSI floorplan: 3D O-Tree

  2024cites this paper
• Handling Orientation and Aspect Ratio of Modules in Electrostatics-Based Large Scale Fixed-Outline Floorplanning

  2023cites this paper
• Image Collage on Arbitrary Shape via Shape-Aware Slicing and Optimization

  2023cites this paper
• ISP: An Improved Slicing Pair Code for Skewed Slicing Floorplan

  2023cites this paper
• DPAHMA: a novel dual-population adaptive hybrid memetic algorithm for non-slicing VLSI floorplans

  2023cites this paper
• Hier-RTLMP: A Hierarchical Automatic Macro Placer for Large-Scale Complex IP Blocks

  2023cites this paper
• A MPW splicing algorithm based on machine learning

  2022cites this paper
• Multiple Crossover and Mutation Operators Enabled Genetic Algorithm for Non-slicing VLSI Floorplanning

  2022cites this paper
• PeF: Poisson’s Equation-Based Large-Scale Fixed-Outline Floorplanning

  2022cites this paper
• Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods

  2021cites this paper
• Advancing Placement

  2021cites this paper
• GenFloor: Interactive Generative Space Layout System via Encoded Tree Graphs

  2021cites this paper
• Thermal TSV Optimization and Hierarchical Floorplanning for 3-D Integrated Circuits

  2020cites this paper
• Algorithmic techniques for physical design: macro placement and under-the-cell routing

  2020influential citation
• PowerSynth progression on layout optimization for reliability and signal integrity

  2020cites this paper
• A modified relay-race algorithm for floorplanning in PCB and IC design

  2020cites this paper
• Learn to Floorplan through Acquisition of Effective Local Search Heuristics

  2020cites this paper
• A Lobal Optimization Algorithm for VLSI Floor planning Problems

  2019cites this paper
• DOTFloor–A Diffusion Oriented Time-Improved Floorplanner for Macrocells

  2019influential citation
• Exploiting the Benefits of High-Level Synthesis for Thermal-Aware VLSI Design

  2019cites this paper
• Optimization and Manipulation of Contextual Mutual Spaces for Multi-User Virtual and Augmented Reality Interaction

  2019cites this paper
• RTL-Aware Dataflow-Driven Macro Placement

  2019cites this paper
• Synthesis and exploration of clock spines

  2018influential citation
• Critical problems for a slicing floorplan

  2017cites this paper
• State of the Art on Analog Layout Automation

  2017cites this paper
• Revisiting Routability-Driven Placement for Analog and Mixed-Signal Circuits

  2017cites this paper
• Structure discovery techniques for circuit design and process model visualization

  2017influential citation
• Algorithm for synthesis and exploration of clock spines

  2017cites this paper
• A method to speed up VLSI hierarchical physical design in floorplanning

  2017cites this paper
• Leading the Blind

  2017cites this paper
• Physical Layout after Half a Century: From Back-Board Ordering to Multi-Dimensional Placement and Beyond

  2017cites this paper
• A fast temperature-aware fixed-outline floorplanning framework using convex optimization

  2017cites this paper
• Photo-Diode Array Partitioning Problem for a Rectangular Region

  2017cites this paper
• VLSI Floorplanning Using Entropy Based Intelligent Genetic Algorithm

  2017cites this paper
• A method for photo-diode array partitioning problem

  2016cites this paper
• Subclasses of Baxter Permutations Based on Pattern Avoidance

  2016cites this paper
• A modified simulated annealing algorithm and an excessive area model for floorplanning using fixed-outline constraints

  2016cites this paper
• Very fast generation of content-preserved photo collage under canvas size constraint

  2016cites this paper
• Low-Power System Design for Human-Borne Sensing

  2016cites this paper
• Communication Centric Floorplanning of NoC Based System on Chip

  2016cites this paper
• A Genetic Algorithm for ASIC Floorplanning

  2016influential citation
• DeMixGen: Deterministic Mixed-Signal Layout Generation With Separated Analog and Digital Signal Paths

  2016cites this paper
• A Pre-RTL floorplanner tool for automated CMP design space exploration with thermal awareness

  2016cites this paper
• A Survey of Various Metaheuristic Algorithms Used to Solve VLSI Floorplanning Problem

  2016cites this paper
• Cost reduction in bottom‐up hierarchical‐based VLSI floorplanning designs

  2015cites this paper
• Thermal aware floorplanning incorporating temperature dependent wire delay estimation

  2015cites this paper
• Routability-driven floorplanning algorithm for mixed-size modules with fixed-outline constraint

  2015cites this paper
• Generating Analog IC Layouts with LAYGEN II - ReadingSample

  2015cites this paper
• Modified SA algorithm for wirelength minimization in VLSI circuits

  2015cites this paper
• Analog layout constraints resolution and shape function generation using Satisfiability Modulo Theories

  2015cites this paper
• A Novel Differential Evolution based optimization algorithm for Non-Sliceable VLSI Floorplanning

  2015cites this paper
• Critical path-aware voltage island partitioning and floorplanning for hard real-time embedded systems

  2015cites this paper
• Congestion-Aware Warehouse Flow Analysis and Optimization

  2015cites this paper
• A Simplified Method of FOU Design Utlising Simulated Annealing

  2015cites this paper
• A survey on VLSI Floorplanning: Its representation and modern approaches of optimization

  2015cites this paper
• On using control signals for word-level identification in a gate-level netlist

  2015cites this paper
• Recent Developments in Floorplan Representations

  2015cites this paper
• Divide-and-Conquer Techniques for Large Scale FPGA Design

  2015cites this paper
• Multi-product floorplan and uncore design framework for chip multiprocessors

  2015cites this paper
• A placement strategy for reducing the effects of multiple faults in digital circuits

  2014cites this paper
• Routability-driven floorplanning of analog and mixed-signal circuits

  2014influential citation
• Multiobjective Floorplanning for Partially-Reconfigurable FPGA Systems

  2014cites this paper
• Slicing Floorplans with Handling Symmetry and General Placement Constraints

  2014influential citation
• F-FM: Fixed-Outline Floorplanning Methodology for Mixed-Size Modules Considering Voltage-Island Constraint

  2014influential citation
• Efficient nonrectangular shaped voltage island aware floorplanning with nonrandomized searching engine

  2014cites this paper
• Performance based architectural design optimization: Automated 3D space layout using simulated annealing

  2014cites this paper
• Building Friend Wall for Local Photo Repository by Using Social Attribute Annotation

  2014cites this paper
• Thermal management of 3D integrated circuits with microchannel-based liquid cooling

  2014cites this paper
• Exploring Feasibilities of Symmetry Islands and Monotonic Current Paths in Slicing Trees for Analog Placement

  2014influential citation
• LASER: layout-aware analog synthesis environment on laker

  2013cites this paper
• Algorithms for packing soft blocks of VLSI systems

  2013cites this paper
• A multiobjective optimization tool for Very Large Scale Integrated nonslicing floorplanning

  2013cites this paper
• An Efficient cell Placement using gravitational Search Algorithms

  2013cites this paper
• Physical planning for the architectural exploration of large-scale chip multiprocessors

  2013influential citation
• Automatic synthesis and optimization of chip multiprocessors

  2013cites this paper
• Constraint-aware interior layout exploration for pre-cast concrete-based buildings

  2013cites this paper
• Physical-aware system-level design for tiled hierarchical chip multiprocessors

  2013cites this paper
• Non Slicing Floorplan Representations in VLSI Floorplanning: A Summary

  2013cites this paper
• PicWall: Photo collage on-the-fly

  2013cites this paper
• CAD methodologies for low power and reliable 3D ICs

  2013cites this paper
• Hierarchical congregated ant system for bottom-up VLSI placements

  2013influential citation
• On The Performance of the Gravitational Search Algorithm

  2013cites this paper
• AN O-TREE FOR FLOORPLAN

  2013cites this paper
• Fast Fixed-Outline 3-D IC Floorplanning With TSV Co-Placement

  2013cites this paper
• Area optimization on fixed analog floorplans using convex area functions

  2013cites this paper
• The Design of Analog Active Filter with Different Component Value using Genetic Algorithm

  2012cites this paper
• Practically scalable floorplanning with voltage island generation

  2012influential citation
• Photo Layout with a Fast Evaluation Method and Genetic Algorithm

  2012cites this paper
• Analysis of Floorplanning Algorithms in VLSI Physical

  2012cites this paper
• An Efficient Simulated Annealing Based VLSI Floorplanning Algorithm for Slicing Structure

  2012cites this paper
• Recent thermal management techniques for microprocessors

  2012cites this paper
• Performance-driven analog placement considering monotonic current paths

  2012influential citation
• An elitist area-power density trade-off in VLSI floorplan using genetic algorithm

  2012cites this paper