Power punch: Towards non-blocking power-gating of NoC routers

No abstract is available for this paper.

• Publication year

  2015

• Venue

  International Symposium on High-Performance Computer Architecture

• Publication date

  2015-03-09

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/HPCA.2015.7056048
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• MP3: Minimizing performance penalty for power-gating of Clos network-on-chip

  2014influential reference
• Power-aware NoCs through routing and topology reconfiguration

  2014cited by this paper
• Smart Butterfly: Reducing static power dissipation of network-on-chip with core-state-awareness

  2014cited by this paper
• SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering

  2014cited by this paper
• Energy-efficient interconnect via Router Parking

  2013influential reference
• Catnap: energy proportional multiple network-on-chip

  2013influential reference
• NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers

  2012cited by this paper
• DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling

  2012influential reference
• A case for guarded power gating for multi-core processors

  2011cited by this paper
• CHIPPER: A low-complexity bufferless deflection router

  2011cited by this paper
• Towards an Efficient NoC Topology through Multiple Injection Ports

  2011cited by this paper
• The gem5 simulator

  2011cited by this paper
• A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS

  2010cited by this paper
• Aérgia: exploiting packet latency slack in on-chip networks

  2010cited by this paper
• Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs

  2010cited by this paper
• SCARAB: A single cycle adaptive routing and bufferless network

  2009cited by this paper
• Dynamic power gating with quality guarantees

  2009cited by this paper
• PARSEC 2.0: A New Benchmark Suite for Chip-Multiprocessors

  2009cited by this paper
• GARNET: A detailed on-chip network model inside a full-system simulator

  2009cited by this paper
• Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks

  2008cited by this paper
• Run-time power gating of on-chip routers using look-ahead routing

  2008influential reference
• A 5-GHz Mesh Interconnect for a Teraflops Processor

  2007cited by this paper
• On-Chip Interconnection Networks of the TRIPS Chip

  2007cited by this paper
• Flattened Butterfly Topology for On-Chip Networks

  2007cited by this paper
• Express virtual channels: towards the ideal interconnection fabric

  2007cited by this paper
• A theory for deadlock-free dynamic network reconfiguration. Part I

  2005cited by this paper
• A methodology for developing deadlock-free dynamic network reconfiguration processes. Part II

  2005cited by this paper
• Microarchitectural techniques for power gating of execution units

  2004cited by this paper
• Appears in the Proceedings of the 15 th International Symposium on High-Performance Computer Architecture Express Cube Topologies for On-Chip Interconnects

  year unknowncited by this paper

• HetSub: A Heterogeneous Multi-NoC With Reconfigurable Long-Range Links for Neuromorphic Systems

  2025cites this paper
• TOP: A Combined Logical and Physical Obfuscation Method for Securing Networks-on-Chip Against Reverse Engineering Attacks

  2025cites this paper
• CANSim: When to Utilize Synchronous and Asynchronous Routers in Large and Complex NoCs

  2024cites this paper
• DBU-PG: energy-efficient noc design using dual-buffering power gating

  2024cites this paper
• SPONGE+: A NoC-based power gating scheme for overall router column opening and closing control

  2024cites this paper
• Improving power and performance of on-chip network through virtual channel sharing and power gating

  2023cites this paper
• RMC_NoC: A Reliable On-Chip Network Architecture With Reconfigurable Multifunctional Channel

  2023cites this paper
• REE: Reconfigurable and energy-efficient router architecture in wireless network-on-chip

  2022cites this paper
• Agile: A Learning-Enabled Power and Performance-Efficient Network-on-Chip Design

  2022cites this paper
• Turn-aware Application Mapping using Reinforcement Learning in Power Gating-enabled Network on Chip

  2022cites this paper
• A transparent virtual channel power gating method for on-chip network routers

  2022cites this paper
• A Segmented Adaptive Router for Near Energy-Proportional Networks-on-Chip

  2022influential citation
• Chapter Two - An efficient DVS scheme for on-chip networks

  2022cites this paper
• Chapter Nine - Power-gating in NoCs

  2022cites this paper
• Developing a Multicore Platform Utilizing Open RISC-V Cores

  2021cites this paper
• Designing Efficient NoC-Based Neural Network Architectures for Identification of Epileptic Seizure

  2021cites this paper
• TAMA

  2021cites this paper
• Evaluation of low power consumption network on chip routing architecture

  2021cites this paper
• Pitstop: Enabling a Virtual Network Free Network-on-Chip

  2021cites this paper
• HighwayNoC: Approaching Ideal NoC Performance With Dual Data Rate Routers

  2021cites this paper
• Investigating Frequency Scaling, Nonvolatile, and Hybrid Memory Technologies for On-Chip Routers to Support the Era of Dark Silicon

  2021cites this paper
• ChangeSUB: A power efficient multiple network-on-chip architecture

  2020cites this paper
• ANSim: A Fast and Versatile Asynchronous Network-On-Chip Simulator

  2020influential citation
• A Deflection-Based Deadlock Recovery Framework to Achieve High Throughput for Faulty NoCs

  2020cites this paper
• Network-on-Chip Aware Task Mappings

  2020cites this paper
• A Voting Approach for Adaptive Network-on-Chip Power-Gating

  2020influential citation
• Aggressive Fine-Grained Power Gating of NoC Buffers

  2020influential citation
• CDRing: Reconfigurable Ring Architecture by Exploiting Cycle Decomposition of Torus Topology

  2020cites this paper
• Advanced Computer Architecture: 13th Conference, ACA 2020, Kunming, China, August 13–15, 2020, Proceedings

  2020cites this paper
• DozzNoC: Reducing Static and Dynamic Energy in NoCs with Low-latency Voltage Regulators using Machine Learning

  2020cites this paper
• Power Efficient Router Architecture for Scalable NoC

  2020cites this paper
• On the power efficiency, low latency, and quality of service in network-on-chip

  2020cites this paper
• Bufferless Network-on-Chips With Bridged Multiple Subnetworks for Deflection Reduction and Energy Savings

  2020cites this paper
• EVC-Based Power Gating Approach to Achieve Low-Power and High Performance NoC

  2019cites this paper
• Dynamic Voltage and Frequency Scaling in NoCs with Supervised and Reinforcement Learning Techniques

  2019cites this paper
• On link width scaling for energy‐proportional direct interconnection networks

  2019cites this paper
• BARAN: Bimodal Adaptive Reconfigurable-Allocator Network-on-Chip

  2019cites this paper
• A Non-Minimal Routing Algorithm for Aging Mitigation in 2D-Mesh NoCs

  2019cites this paper
• ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core Processors

  2019cites this paper
• Safe and efficient power management of hard real-time networks-on-chip

  2019influential citation
• Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs

  2019cites this paper
• An Energy-Efficient Network-on-Chip Design using Reinforcement Learning

  2019cites this paper
• MMNoC: Embedding Memory Management Units into Network-on-Chip for Lightweight Embedded Systems

  2019cites this paper
• Hybrid buffers based coarse-grained power gated network on chip router microarchitecture

  2019influential citation
• Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers

  2019influential citation
• UBERNoC: unified buffer power-efficient router for network-on-chip

  2019cites this paper
• A Dynamic Bypass Approach to Realize Power Efficient Network-on-Chip

  2019influential citation
• Integrated Energy Control for Hard Real-Time Networks-on-Chip

  2019cites this paper
• Lightweight Message Encoding of Power-Gating Controller for On-Time Wakeup of Gated Router in Network-on-Chip

  2019influential citation
• EZ-Pass: An Energy & Performance-Efficient Power-Gating Router Architecture for Scalable NoCs

  2018influential citation
• Low‐power heterogeneous uncore architecture for future 3D chip‐multiprocessors

  2018cites this paper
• Non-blocking Gated Buffers for Energy Efficient on-chip Interconnects in the era of Dark Silicon

  2018cites this paper
• Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom

  2018cites this paper
• Power and Energy Characterization of an Open Source 25-Core Manycore Processor

  2018cites this paper
• A survey of power-aware Network-on-Chip design techniques

  2018cites this paper
• ICCGI 2018

  2018cites this paper
• TEI-NoC: Optimizing Ultralow Power NoCs Exploiting the Temperature Effect Inversion

  2018cites this paper
• DDRNoC

  2018cites this paper
• LEAD: Learning-enabled Energy-Aware Dynamic Voltage/frequency scaling in NoCs

  2018cites this paper
• TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks

  2018cites this paper
• DimRouter: A Multi-Mode Router Architecture for Higher Energy-Proportionality of On-Chip Networks

  2018influential citation
• A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures

  2018cites this paper
• SPONGE: A Scalable Pivot-based On/Off Gating Engine for Reducing Static Power in NoC Routers

  2018influential citation
• Broadcast- and Power-Aware Wireless NoC for Barrier Synchronization in Parallel Computing

  2018cites this paper
• Monitor and Knob Techniques in Network-on-Chip Architectures

  2018cites this paper
• A case for low frequency single cycle multi hop NoCs for energy efficiency and high performance

  2017cites this paper
• Energy-efficient NoC with multi-granularity power optimization

  2017cites this paper
• SMART: A scalable mapping and routing technique for power-gating in NoC routers

  2017influential citation
• Fly-Over: A Light-Weight Distributed Power-Gating Mechanism for Energy-Efficient Networks-on-Chip

  2017cites this paper
• Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies

  2017cites this paper
• Energy-Efficient Transceiver for Wireless NoC

  2017cites this paper
• A survey of low power NoC design techniques

  2017cites this paper
• Bespoke processors for applications with ultra-low area and power constraints

  2017cites this paper
• Head-of-Line Blocking Reduction in Power-Efficient Networks-on-Chip

  2017cites this paper
• Adaptive Multi-Voltage Scaling with Utilization Prediction for Energy-Efficient Wireless NoC

  2017cites this paper
• P2NoC: Power- and Performance-aware NoC Architectures for Sustainable Computing

  2017cites this paper
• DENA: A DVFS-Capable Heterogeneous NoC Architecture

  2017cites this paper
• Early Experiences with Saving Energy in Direct Interconnection Networks

  2017cites this paper
• Enabling Effective Module-Oblivious Power Gating for Embedded Processors

  2017cites this paper
• A novel approach to reduce packet latency increase caused by power gating in network-on-chip

  2017influential citation
• BlackOut: Enabling fine-grained power gating of buffers in Network-on-Chip routers

  2017influential citation
• Machine learning enabled power-aware Network-on-Chip design

  2017influential citation
• Power- and performance-aware on-chip interconnection architectures for many-core systems

  2017cites this paper
• NoC power optimization using combined routing algorithms

  2017cites this paper
• On-Chip Networks: Second Edition

  2017cites this paper
• Towards connectivity-guaranteed power-gating large-scale on-chip networks

  2016cites this paper
• Power efficient router architecture for wireless Network-on-Chip

  2016influential citation
• Simulation of NoC power-gating: Requirements, optimizations, and the Agate simulator

  2016cites this paper
• CASCADE: Congestion Aware Switchable Cycle Adaptive Deflection Router

  2016cites this paper
• On Fine-Grained Runtime Power Budgeting for Networks-on-Chip Systems

  2016cites this paper
• Traffic-aware power-gating scheme for Network-on-Chip routers

  2016cites this paper
• Deflection Containment for Bufferless Network-on-Chips

  2016cites this paper
• A low-power network-on-chip architecture for tile-based chip multi-processors

  2016cites this paper
• TooT: an efficient and scalable power-gating method for NoC routers

  2016cites this paper
• Adaptive multi-voltage scaling in wireless NoC for high performance low power applications

  2016cites this paper
• A survey of low power techniques for efficient Network-on-Chip design

  2016cites this paper
• Analyzing the Energy (Dis-) Proportionality of Scalable Interconnection Networks

  2016cites this paper
• Applying partial power-gating to bit-sliced network-on-chip

  2015cites this paper
• HVCRouter: Energy Efficient Network-on-Chip Router with Heterogeneous Virtual Channels

  2015cites this paper
• Power- and performance-aware fine-grained reconfigurable router architecture for NoC

  2015influential citation