Introduction to the Cell multiprocessor

No abstract is available for this paper.

• Publication year

  2005

• Venue

  IBM Journal of Research and Development

• Publication date

  2005-07-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1147/rd.494.0589
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• The design and implementation of a first-generation CELL processor

  2005cited by this paper
• Power efficient processor architecture and the cell processor

  2005cited by this paper
• Clocking and circuit design for a parallel I/O on a first-generation CELL processor

  2005cited by this paper
• A 4.8GHz fully pipelined embedded SRAM in the streaming processor of a CELL processor

  2005cited by this paper
• Future of CMOS technology

  2004cited by this paper
• Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing

  2004cited by this paper
• Design and implementation of the POWER5 microprocessor

  2004cited by this paper
• Optimizing pipelines for power and performance

  2002cited by this paper
• Physical design of a fourth-generation POWER GHz microprocessor

  2001cited by this paper
• Refrigeration technologies for sub-ambient temperature operation of computing systems

  2000cited by this paper
• Vector Unit Architecture for Emotion Synthesis

  2000cited by this paper
• A microprocessor with a 128 b CPU, 10 floating-point MACs, 4 floating-point dividers, and an MPEG2 decoder

  1999cited by this paper
• Hitting the memory wall: implications of the obvious

  1995cited by this paper

• Efficient fault tolerance and diagnosis mechanism for Network-on-Chips

  2025cites this paper
• A survey on vertical interconnection and topology of three-dimensional network-on-chip

  2025cites this paper
• Review, Analysis, and Implementation of Path Selection Strategies for 2D NoCs

  2022cites this paper
• Coherency Traffic Reduction in Manycore Systems

  2022cites this paper
• High performance computing for linear acoustic wave simulation

  2021cites this paper
• A Variable Vector Length SIMD Architecture for HW/SW Co-designed Processors

  2021cites this paper
• Deliverable D4.2 – Preliminary design specifications of the adaptive compute node

  2021cites this paper
• X-Centric: A Survey on Compute-, Memory- and Application-Centric Computer Architectures

  2020cites this paper
• Parallel programming models for heterogeneous many-cores: a comprehensive survey

  2020cites this paper
• Parallel Programming Models for Heterogeneous Many-Cores : A Survey

  2020cites this paper
• Design Pattern Based Approach for Embedded System Design

  2020cites this paper
• Improving the DRAM Access Efficiency for Matrix Multiplication on Multicore Accelerators

  2019influential citation
• Database Acceleration on FPGAs

  2019cites this paper
• An Efficient Direct Memory Access (DMA) Controller for Scientific Computing Accelerators

  2019influential citation
• Analytical Performance Models for NoCs with Multiple Priority Traffic Classes

  2019cites this paper
• Hiding Communication Delays in Contention-Free Execution for SPM-Based Multi-Core Architectures

  2019cites this paper
• Prototyping a Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability

  2019cites this paper
• Coordinated DMA: Improving the DRAM Access Efficiency for Matrix Multiplication

  2019influential citation
• Automatically Parallelizing Embedded Legacy Software on Soft-Core SoCs

  2019cites this paper
• In-memory database acceleration on FPGAs: a survey

  2019cites this paper
• HAWS

  2019influential citation
• Toward data-driven architectural support in improving the performance of future HPC architectures

  2019cites this paper
• Scratchpad Memory Management For Multicore Real-Time Embedded Systems

  2018cites this paper
• A Customized Authentication Design for Traffic Hijacking Detection on Hardware-Trojan Infected NoCs

  2018cites this paper
• Aspects of Code Generation and Data Transfer Techniques for Modern Parallel Architectures

  2018cites this paper
• LISA: Increasing Internal Connectivity in DRAM for Fast Data Movement and Low Latency

  2018cites this paper
• A Customized Authentication Design for Traffic Hijacking Detection on Hardware-Trojan Infected NoCs

  2018cites this paper
• Exploiting the DRAM Microarchitecture to Increase Memory-Level Parallelism

  2018cites this paper
• High-Performance and Energy-Effcient Memory Scheduler Design for Heterogeneous Systems

  2018cites this paper
• Reducing the cost of heuristic generation with machine learning

  2018cites this paper
• Loop-nest Auto-vectorization Method Based on Benefit Analysis

  2018cites this paper
• Efficient Performance Evaluation of Multi-Core SIMT Processors with Hot Redundancy

  2018cites this paper
• Techniques for Shared Resource Management in Systems with Throughput Processors

  2018cites this paper
• Supporting MapReduce on Asymmetric Multi-core Clusters

  2018cites this paper
• Online Learning for Adaptive Optimization of Heterogeneous SoCs

  2018cites this paper
• Data-Driven Thread Execution on Heterogeneous Processors

  2018cites this paper
• Mirage Cores: The Illusion of Many Out-of-order Cores Using In-order Hardware

  2017cites this paper
• An Analytic Perspective on Student Enrolment, Instructional Resources and Student Performance in Institutions of Higher Learning in Kenya

  2017cites this paper
• A Many-core Architecture for In-Memory Data Processing

  2017cites this paper
• Reducing coherency traffic volume in chip multiprocessors through pointer analysis

  2017cites this paper
• Towards Enhancing Performance, Programmability, and Portability in Heterogeneous Computing

  2017cites this paper
• On-Chip Networks: Second Edition

  2017cites this paper
• Multi- and Many-Cores, Architectural Overview for Programmers

  2017cites this paper
• Understanding and Improving the Latency of DRAM-Based Memory Systems

  2017cites this paper
• WCET-Aware Function-Level Dynamic Code Management on Scratchpad Memory

  2017cites this paper
• Multicore architecture optimizations for HPC applications

  2017cites this paper
• Improving scalability of chip-multiprocessors with many HW ACCelerators

  2017influential citation
• Image Processing on Heterogeneous Multiprocessor System-on-Chip using Resource-aware Programming

  2017cites this paper
• Peppher : Performance Portability and Programmability for Heterogeneous Many-Core Architectures

  2017cites this paper
• Programming Models for Multicore and Many-Core Computing Systems

  2017cites this paper
• WCET-Aware Scratchpad Memory Management for Hard Real-Time Systems

  2017cites this paper
• Cross-platform heterogeneous runtime environment

  2016cites this paper
• Assessing Trends in Performance per Watt for Signal Processing Applications

  2016cites this paper
• Automated Compiler Optimization of Multiple Vector Loads/Stores

  2016cites this paper
• Power usage of production supercomputers and production workloads

  2016cites this paper
• Memory Efficient Scheduling for Multicore Real-time Systems

  2016cites this paper
• HIPStR: Heterogeneous-ISA Program State Relocation

  2016cites this paper
• NEROvideo: a general-purpose CNN-UM video processing system

  2016cites this paper
• Antikernel: A Decentralized Secure Hardware-Software Operating System Architecture

  2016cites this paper
• Assisting Static Compiler Vectorization with a Speculative Dynamic Vectorizer in an HW/SW Codesigned Environment

  2016cites this paper
• Mapping parallelism to heterogeneous processors

  2016cites this paper
• SemCache: semantics-aware caching for efficient GPU offloading

  2016influential citation
• Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad Memory--Based Architectures

  2016cites this paper
• An Efficient Network-on-Chip Yield Estimation Approach Based on Gibbs Sampling

  2016cites this paper
• Interval arithmetic with fixed rounding mode

  2016cites this paper
• Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM

  2016cites this paper
• A Survey on Hardware and Software Support for Thread Level Parallelism

  2016cites this paper
• Data Shepherding: Cache design for future large scale chips

  2016cites this paper
• Workload acceleration with the IBM POWER vector-scalar architecture

  2016cites this paper
• Portable Programming Models for Heterogeneous Platforms

  2016cites this paper
• Hardware Implementation on FPGA for Task-Level Parallel Dataflow Execution Engine

  2016cites this paper
• Gestion hétérogène des données dans les hiérarchies mémoires pour l'optimisation énergétique des architectures multi-coeurs. (Read Only Data Specific Management for an Energy Efficient Memory System)

  2016cites this paper
• Semi-partitioned scheduling and task migration in dataflow networks

  2016cites this paper
• Task-Level Pipelining in Configurable Multicore Architectures

  2016cites this paper
• Fine-grained Adaptivity for Dynamic On-chip Networks

  2016cites this paper
• memif: Towards Programming Heterogeneous Memory Asynchronously

  2016cites this paper
• The QPACE Supercomputer : Applications of Random Matrix Theory in Two-Colour Quantum Chromodynamics

  2016cites this paper
• Scalable and bandwidth-efficient memory subsystem design for real-time systems

  2015cites this paper
• Architecture Support for Task Out-of-Order Execution in MPSoCs

  2015cites this paper
• A homegrown many-core processor architecture for high-performance computing

  2015cites this paper
• Evolution of Memory Architecture Problems to be tackled efficiently and new applications have a strong say in defining howmemoryarchitecturesmustevolve.Withlargedataasadefiningtheme,thispaper discusseshowprocessorandsystemarchitectureislikelytocontinuetochangetomove to a form where rapid retrievabil

  2015cites this paper
• Stable Matching Scheduler for Single-ISA Heterogeneous Multi-core Processors

  2015cites this paper
• Rechnerarchitekturen für Parallele und Verteilte Systeme

  2015cites this paper
• Evolution of Memory Architecture

  2015influential citation
• Fault Tolerant Approach for Memories Using Remote Direct Memory Access ( RDMA )

  2015cites this paper
• An automated OpenCL FPGA compilation framework targeting a configurable, VLIW chip multiprocessor

  2015cites this paper
• Generalization of the decremental performance analysis to differential analysis. (Généralisation de l'analyse de performance décrémentale vers l'analyse différentielle)

  2015cites this paper
• DynaMOS: Dynamic schedule migration for heterogeneous cores

  2015cites this paper
• Memory efficient global scheduling of real-time tasks

  2015cites this paper
• On the Effectiveness of Heterogeneous-ISA Program State Relocation against Return-Oriented Programming

  2015cites this paper
• Yield-aware Performance-Cost Characterization for Multi-Core SIMT

  2015cites this paper
• Contributions of hybrid architectures to depth imaging: a CPU, APU and GPU comparative study. (Apports des architectures hybrides à l'imagerie profondeur : étude comparative entre CPU, APU et GPU)

  2015cites this paper
• Cooperative Computing Techniques for a Deeply Fused and Heterogeneous Many-Core Processor Architecture

  2015cites this paper
• Scratchpad memory management using data-prefetching

  2015cites this paper
• Many-Core Processors Granularity Evaluation by Considering Performance, Yield, and Lifetime Reliability

  2015cites this paper
• Minimizing write operation for multi-dimensional DSP applications via a two-level partition technique with complete memory latency hiding

  2015cites this paper
• Real-Time Task Scheduling on Island-Based Multi-Core Platforms

  2015cites this paper
• Run-Time Reconfiguration of Homogeneous MPSoCs for use in Embedded Systems

  2015cites this paper
• A MapReduce scratchpad memory for multi-core cloud computing applications

  2015cites this paper
• Lighting the Dark-Silicon 3D Chip Multi-processors by Exploiting Heterogeneity in Cache Hierarchy

  2015cites this paper