Spatial computation

No abstract is available for this paper.

• Publication year

  2004

• Venue

  ASPLOS XI

• Publication date

  2004-10-07

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1145/1024393.1024396
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Programmer specified pointer independence

  2004cited by this paper
• International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について －

  2004influential reference
• Static tokens: using dataflow to automate concurrent pipeline synthesis

  2004cited by this paper
• A structural approach to operational semantics

  2004cited by this paper
• C to Asynchronous Dataflow Circuits: An End-to-End Toolflow

  2004cited by this paper
• Inter-Iteration Scalar Replacement in the Presence of Conditional Control-Flow

  2004cited by this paper
• On the hardware-software partitioning problem: System modeling and partitioning techniques

  2003cited by this paper
• A scalable wide-issue clustered VLIW with a reconfigurable interconnect

  2003cited by this paper
• The Lutonium: a sub-nanojoule asynchronous 8051 microcontroller

  2003cited by this paper
• Apple computer, Inc.

  2003cited by this paper
• Early Output Logic using Anti-Tokens

  2003cited by this paper
• Levo - A Scalable Processor With High IPC

  2003cited by this paper
• Optimizations to prevent cache penalties for the Intel® Itanium® 2 Processor

  2003cited by this paper
• 20世紀の名著名論：J. B. Dennis : First Version of a Data Flow Procedure Language

  2003cited by this paper
• Implications of technology scaling on leakage reduction techniques

  2003cited by this paper
• PACT XPP—A Self-Reconfigurable Data Processing Architecture

  2003cited by this paper
• Optimizing memory accesses for spatial computation

  2003cited by this paper
• An efficient static analysis algorithm to detect redundant memory operations

  2003cited by this paper
• Checking and inferring local non-aliasing

  2003cited by this paper
• A comparison of empirical and model-driven optimization

  2003cited by this paper
• Compiler optimization-space exploration

  2003cited by this paper
• Coordinated transformations for high-level synthesis of high performance microprocessor blocks

  2002cited by this paper
• Peer-to-peer hardware-software interfaces for reconfigurable fabrics

  2002cited by this paper
• Slack: maximizing performance under technological constraints

  2002cited by this paper
• Cycle-time aware architecture synthesis of custom hardware accelerators

  2002cited by this paper
• Balsa: An Asynchronous Hardware Synthesis Language

  2002cited by this paper
• Pegasus: An Efficient Intermediate Representation

  2002cited by this paper
• Compiling Application-Specific Hardware

  2002influential reference
• Flow-sensitive type qualifiers

  2002cited by this paper
• Cooperating sequential processes

  2002cited by this paper
• RETROSPECTIVE : Improving Register Allocation for Subscripted Variables

  2002cited by this paper
• A hybrid ASIC and FPGA architecture

  2002cited by this paper
• PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators

  2002cited by this paper
• Automatic compilation of c for hybrid reconfigurable architectures

  2002cited by this paper
• Call Graph Extraction in the Presence of Function Pointers

  2002cited by this paper
• XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture

  2002cited by this paper
• Very Large Scale Spatial Computing

  2002cited by this paper
• Efficient instruction encoding for automatic instruction set design of configurable ASIPs

  2002cited by this paper
• PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations

  2002cited by this paper
• Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems

  2002cited by this paper
• A design environment for high throughput, low power dedicated signal processing systems

  2001cited by this paper
• An automated process for compiling dataflow graphs into reconfigurable hardware

  2001cited by this paper
• Register renaming and scheduling for dynamic execution of predicated code

  2001cited by this paper
• Designing domain-specific processors

  2001cited by this paper
• Attacking the semantic gap between application programming languages and configurable hardware

  2001cited by this paper
• Ultra-fast aliasing analysis using CLA: a million lines of C code in a second

  2001cited by this paper
• Bridging the Gap between Compilation and Synthesis in the DEFACTO System

  2001cited by this paper
• Hardware/software instruction set configurability for system-on-chip processors

  2001cited by this paper
• Arithmetic logic circuits using self-timed bit level dataflow and early evaluation

  2001cited by this paper
• Focusing processor policies via critical-path prediction

  2001cited by this paper
• Pointer analysis: haven't we solved this problem yet?

  2001cited by this paper
• Synthesis of hardware models in C with pointers and complex data structures

  2001cited by this paper
• A Technology-Scalable Architecture for Fast Clocks and High ILP

  2001cited by this paper
• NanoFabrics: spatial computing using molecular electronics

  2001influential reference
• Speculation techniques for high level synthesis of control intensive designs

  2001cited by this paper
• The future of wires

  2001cited by this paper
• ABCD: eliminating array bounds checks on demand

  2000cited by this paper
• Clock rate versus IPC: the end of the road for conventional microarchitectures

  2000cited by this paper
• An open graph visualization system and its applications to software engineering

  2000cited by this paper
• High-level synthesis of nonprogrammable hardware accelerators

  2000cited by this paper
• Synthesis of operation-centric hardware descriptions

  2000cited by this paper
• Translation validation for an optimizing compiler

  2000cited by this paper
• High-throughput asynchronous pipelines for fine-grain dynamic datapaths

  2000cited by this paper
• BitValue Inference: Detecting and Exploiting Narrow Bitwidth Computations

  2000cited by this paper
• The role of custom design in ASIC chips

  2000cited by this paper
• CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

  2000cited by this paper
• Smart Memories: a modular reconfigurable architecture

  2000cited by this paper
• A C compiler for a processor with a reconfigurable functional unit

  2000cited by this paper
• Accurate and efficient predicate analysis with binary decision diagrams

  2000cited by this paper
• Stream Computations Organized for Reconfigurable Execution (SCORE): Introduction and Tutorial

  2000cited by this paper
• Path Analysis and Renaming for Predicated Instruction Scheduling

  2000cited by this paper
• Partial Redundancy Elimination on Predicated Code

  2000cited by this paper
• A C to HDL compiler for pipeline processing on FPGAs

  2000cited by this paper
• Speed and power scaling of SRAM's

  2000cited by this paper
• Stream-oriented FPGA computing in the Streams-C high level language

  2000cited by this paper
• Lx: a technology platform for customizable VLIW embedded processing

  2000cited by this paper
• Hardware-software co-design of embedded reconfigurable architectures

  2000cited by this paper
• C-based SoC design flow and EDA tools: an ASIC and system vendorperspective

  2000cited by this paper
• Evaluation of the OneChip reconfigurable processor

  2000cited by this paper
• Hardware synthesis with the Bach system

  1999cited by this paper
• The design of a low energy FPGA

  1999cited by this paper
• Hardware synthesis from C/C++

  1999cited by this paper
• C for system level design

  1999cited by this paper
• ECL: a specification environment for system-level design

  1999cited by this paper
• Implementation and evaluation of the compiler for WASMII, a virtual hardware system

  1999cited by this paper
• High speed: not the only way to exploit the intrinsic computational power of silicon

  1999cited by this paper
• The program decision logic approach to predicated execution

  1999cited by this paper
• C-based synthesis experiences with a behavior synthesizer, "Cyber"

  1999cited by this paper
• Hardware synthesis from C/C++ models

  1999influential reference
• Parallelizing applications into silicon

  1999cited by this paper
• Maps: a compiler-managed memory system for Raw machines

  1999cited by this paper
• Predicated static single assignment

  1999cited by this paper
• PipeRench: a coprocessor for streaming multimedia acceleration

  1999cited by this paper
• Space-time scheduling of instruction-level parallelism on a raw machine

  1998cited by this paper
• A bandwidth-efficient architecture for media processing

  1998cited by this paper
• A programming environment for the design of complex high speed ASICs

  1998cited by this paper
• Theories of Programming Languages: Communicating Sequential Processes

  1998cited by this paper
• Integrated predicated and speculative execution in the IMPACT EPIC architecture

  1998cited by this paper
• Clocking design and analysis for a 600 MHz Alpha microprocessor

  1998cited by this paper
• Implementing C algorithms in reconfigurable hardware using C2Verilog

  1998cited by this paper

• NUPEA: Optimizing Critical Loads on Spatial Dataflow Architectures via Non-Uniform Processing-Element Access

  2025cites this paper
• Ripple: Asynchronous Programming for Spatial Dataflow Architectures

  2025cites this paper
• PipeLink: A Pipelined Resource Sharing System for Dataflow High-Level Synthesis

  2025cites this paper
• Canalis: A Throughput-Optimized Framework for Real-Time Stream Processing of Wireless Communication

  2024cites this paper
• A Survey on the Proposed Architectures for Efficient Execution of Irregular Applications Using Pipeline Parallelism

  2023cites this paper
• A High-Frequency Load-Store Queue with Speculative Allocations for High-Level Synthesis

  2023cites this paper
• Towards Efficient Control Flow Handling in Spatial Architecture via Architecting the Control Flow Plane

  2023cites this paper
• RETROSPECTIVE: NanoFabrics: Spatial Computing Using Molecular Electronics

  2023cites this paper
• A Survey of FPGA-Based Vision Systems for Autonomous Cars

  2022cites this paper
• SARA: Scaling a Reconfigurable Dataflow Accelerator

  2021cites this paper
• Fluid: An Asynchronous High-level Synthesis Tool for Complex Program Structures

  2021cites this paper
• The Promise of Dataflow Architectures in the Design of Processing Systems for Autonomous Machines

  2021cites this paper
• Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures

  2021cites this paper
• A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms

  2020cites this paper
• Accumulation of long-chain fatty acids in the tumor microenvironment drives dysfunction in intrapancreatic CD8+ T cells

  2020cites this paper
• SOFF: An OpenCL High-Level Synthesis Framework for FPGAs

  2020cites this paper
• A Survey of Coarse-Grained Reconfigurable Architecture and Design

  2019cites this paper
• Programming Abstractions and Synthesis-Aided Compilation for Emerging Computing Platforms

  2018cites this paper
• An FPGA-Based Acceleration Methodology and Performance Model for Iterative Stencils

  2018cites this paper
• Computing In-Memory, Revisited

  2018cites this paper
• Using Vivado-HLS for Structural Design: a NoC Case Study (Abstract Only)

  2017cites this paper
• P4FPGA: A Rapid Prototyping Framework for P4

  2017cites this paper
• A Density-Driven Method for the Placement of Biological Cells Over Two-Dimensional Manifolds

  2017cites this paper
• Towards a Programmable Dataplane

  2017cites this paper
• A Domain-Specific Language and Compiler for Computation-in-Memory Skeletons

  2017cites this paper
• Programmatic Control of a Compiler for Generating High-performance Spatial Hardware

  2017cites this paper
• Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs

  2017cites this paper
• Generalized methods for application specific hardware specialization

  2016influential citation
• Efficient execution of memory access phases using dataflow specialization

  2015cites this paper
• Value State Flow Graph

  2015influential citation
• Processor arrays generation for matrix algorithms used in embedded platforms implemented on FPGAs

  2015cites this paper
• DynaSpAM: Dynamic spatial architecture mapping using Out of Order instruction schedules

  2015cites this paper
• Accelerating control-flow intensive code in spatial hardware

  2015cites this paper
• Memory Access Dataflow

  2014cites this paper
• Carrying on the legacy of imperative languages in the future parallel computing era

  2014influential citation
• A New Dataflow Compiler IR for Accelerating Control-Intensive Code in Spatial Hardware

  2014influential citation
• Elastic CGRAs

  2013cites this paper
• Achieving Superscalar Performance without Superscalar Overheads - A Dataflow Compiler IR for Custom Computing

  2013cites this paper
• Computer Science (Computer Engineering)

  2013cites this paper
• P-Single Operators in Pipeline System of DF-KPI Architecture

  2013cites this paper
• The Arsenal Tool Chain for the GreenDroid Mobile Application Processor

  2013cites this paper
• Exposing ILP in custom hardware with a dataflow compiler IR

  2013influential citation
• Location, location, location: the role of spatial locality in asymptotic energy minimization

  2013cites this paper
• Multi-token resource sharing for pipelined asynchronous systems

  2012cites this paper
• Exploring Many-Core Design Templates for FPGAs and ASICs

  2012cites this paper
• Exploiting Memory-Level Parallelism in Reconfigurable Accelerators

  2012cites this paper
• High-Level Synthesis for Nanoscale Integrated Circuits

  2012cites this paper
• High-Level Synthesis for Nanoscale Integrated Circuits

  2012cites this paper
• Space and the Synchronic A

  2012cites this paper
• Bundled execution of recurring traces for energy-efficient general purpose processing

  2011cites this paper
• Extracting behavior and dynamically generated hierarchy from SystemC models

  2011cites this paper
• Reconfigurable computing platforms and target system architectures for automatic HW/SW compilation

  2011cites this paper
• Priority of instructions execution and DFG mapping techniques of computer architecture with data driven computation model

  2011cites this paper
• Gerenciamento de tags na arquitetura ChipCflow - uma máquina a fluxo de dados dinâmica

  2011cites this paper
• Fundamentals and Related Work

  2011cites this paper
• Dynamic Scheduling in High-Level Compilation for Adaptive Computers (Dynamisches Scheduling in der Hochsprachen-Compilierung für adaptive Rechner)

  2011cites this paper
• 10x10: A General-purpose Architectural Approach to Heterogeneity and Energy Efficiency

  2011cites this paper
• High-Level Synthesis for FPGAs: From Prototyping to Deployment

  2011cites this paper
• Applying frame layout to hardware design in FPGA for seamless support of cross calls in CPU-FPGA coupling architecture

  2011cites this paper
• Adaptive Architectures for Robust and Efficient Computing

  2011cites this paper
• Data flow graph mapping techniques of computer architecture with data driven computation model

  2011cites this paper
• Support of cross calls between a microprocessor and FPGA in CPU-FPGA coupling architecture

  2010influential citation
• Impact of high-level transformations within the ROCCC framework

  2010cites this paper
• Language for a Massively Parallel , Formal Model of Computation

  2010cites this paper
• Compiling Geometric Algebra Computations into Reconfigurable Hardware Accelerators

  2010cites this paper
• Accelerating high-level engineering computations by automatic compilation of Geometric Algebra to hardware accelerators

  2010cites this paper
• Power Scaling: the Ultimate Obstacle to 1K-Core Chips

  2010cites this paper
• Architectures and Execution Models for Hardware/Software Compilation and Their System-Level Realization

  2010influential citation
• Design and architecture of automatically-generated energy- reducing coprocessors

  2010cites this paper
• A Flexible Compute and Memory Infrastructure for High-Level Language to Hardware Compilation

  2010cites this paper
• ARCHITECTURE OF MULTI-CORE COMPUTER WITH DATA DRIVEN COMPUTATION MODEL

  2010cites this paper
• Modern development methods and tools for embedded reconfigurable systems: A survey

  2010cites this paper
• Space and the Synchronic A-Ram

  2010cites this paper
• Interlanguages and synchronic models of computation

  2010cites this paper
• Adaptive Computing Systems and Their Design Tools

  2010cites this paper
• Introduction to the Report "Interlanguages and Synchronic Models of Computation."

  2010cites this paper
• Behavioral Synthesis of Asynchronous Circuits Using Syntax Directed Translation as Backend

  2009cites this paper
• A New Description Language for Data-Driven Asynchronous Circuits and its Design Flow

  2009cites this paper
• Coherent Shared Memories for FPGAs

  2009cites this paper
• Explicit data graph compilation

  2009cites this paper
• Chip multiprocessors for server workloads

  2009cites this paper
• Real-Time Fisheye Lens Distortion Correction Using Automatically Generated Streaming Accelerators

  2009cites this paper
• Performance and power of cache-based reconfigurable computing

  2009cites this paper
• A coarse-grained reconfigurable computing architecture with loop self-pipelining

  2009cites this paper
• Challenges of Electronic CAD in the Nano Scale Era

  2009cites this paper
• Design Decisions for Tiled Architecture Memory Systems

  2009cites this paper
• A Behavioral Synthesis Frontend to the Haste/TiDE Design Flow

  2009cites this paper
• Reconciling specialization and flexibility through compound circuits

  2009influential citation
• Low-latency high-bandwidth HW/SW communication in a virtual memory environment

  2008cites this paper
• Concurrency-Enhancing Transformations for Asynchronous Behavioral Specifications: A Data-Driven Approach

  2008cites this paper
• An Operation and Interconnection Sharing Algorithm for Reconfiguration Overhead Reduction Using Static Partial Reconfiguration

  2008cites this paper
• Heterogeneous Latch-Based Asynchronous Pipelines

  2008cites this paper
• Compiling C for Spatial Computing

  2008cites this paper
• Configuration Sharing to Reduce Reconfiguration Overhead Using Static Partial Reconfiguration

  2008cites this paper
• Speculative Loop-Pipelining in Binary Translation for Hardware Acceleration

  2008influential citation
• Accelerating Speculative Execution in High-Level Synthesis with Cancel Tokens

  2008cites this paper
• Topological rewriting and the geometrization of programming

  2008cites this paper
• Slack analysis in the system design loop

  2008cites this paper
• Operation chaining asynchronous pipelined circuits

  2007cites this paper
• The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining

  2007cites this paper