The BALLAST Methodology for Structured Partial Scan Design

No abstract is available for this paper.

• Publication year

  1990

• Venue

  IEEE Trans. Computers

• Publication date

  1990-04-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/12.54846
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• An economical scan design for sequential logic test generation

  1989cited by this paper
• BALLAST: a methodology for partial scan design

  1989cited by this paper
• An incomplete scan design approach to test generation for sequential machines

  1988cited by this paper
• Produktionstest synchroner Schaltwerke auf der Basis von Pipelinestrukturen

  1988cited by this paper
• A Complete Solution to The Partial Scan Problem

  1987cited by this paper
• Digital logic testing and simulation

  1986cited by this paper
• Design for testability using incomplete scan path and testability analysis

  1984cited by this paper
• Data structures and network algorithms

  1983cited by this paper
• The NP-Completeness Column: An Ongoing Guide

  1982cited by this paper
• The acyclic subgraph problem

  1973cited by this paper

• CLAPS: A Graph Clustering-Based Approach for Partial Scan Design

  2026influential citation
• TOPS: Topology-Based Partial Scan for Stuck-At and Delay Testing

  2026influential citation
• Electromagnetic interference shielding effectiveness of conformal structures based on near-field scanning: A review

  2024cites this paper
• Fault Injection Attack Emulation Framework for Early Evaluation of IC Designs

  2022cites this paper
• Fault Injection Attack Emulation Framework for Early Evaluation of IC Designs

  2022cites this paper
• Test und Testbarkeit integrierter Schaltungen

  2020cites this paper
• Improving Power, Performance and Area with Test: A Case Study

  2018cites this paper
• Test, Testability and Reliability Aspects of Integrated Circuits

  2018cites this paper
• Trimodal Scan-Based Test Paradigm

  2017cites this paper
• Skip-scan: A methodology for test time reduction

  2016cites this paper
• A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan

  2015cites this paper
• A Path Delay Test Generation Method for Sequential Circuits Based on Reducibility to Combinational Test Generation

  2015cites this paper
• Test Generation and DFT Based on Partial Thru Testability

  2015cites this paper
• One More Class of Sequential Circuits having Combinational Test Generation Complexity

  2015cites this paper
• Efficient SAT-Based Circuit Initialization for Larger Designs

  2014cites this paper
• Test and Testability

  2013cites this paper
• Scan to Nonscan Conversion via Test Cube Analysis

  2013cites this paper
• Eliminating the Timing Penalty of Scan

  2013cites this paper
• Enhancing testability by structured partial scan

  2012cites this paper
• Automatic test pattern generation for asynchronous circuits

  2012cites this paper
• Architecture Design and Validation Methods

  2012cites this paper
• Eliminating Performance Penalty of Scan

  2012cites this paper
• Revival of partial scan: Test cube analysis driven conversion of flip-flops

  2011cites this paper
• A New Design-for-Testability Method Based on Thru-Testability

  2011cites this paper
• Balanced Secure Scan: Partial Scan Approach for Secret Information Protection

  2011influential citation
• A new class of easily testable assignment decision diagrams

  2010cites this paper
• INFORMATION THEORETIC AND SPECTRAL METHODS OF TEST POINT, PARTIAL-SCAN AND FULL-SCAN FLIP-FLOP INSERTION TO IMPROVE INTEGRATED CIRCUIT TESTABILITY

  2009cites this paper
• Test Generation for Sequential Circuits with Partial Thru Testability

  2009cites this paper
• Partial Scan Approach for Secret Information Protection

  2009influential citation
• A Nonscan Design-for-Testability Method for Register-Transfer-Level Circuits to Guarantee Linear-Depth Time Expansion Models

  2008cites this paper
• Design for testability II: from high level perspective

  2008cites this paper
• Multi-Vector Tests: A Path to Perfect Error-Rate Testing

  2008cites this paper
• Design methodologies for low-power asynchronous-logic digital systems

  2008cites this paper
• Design for testability I: from full scan to partial scan

  2008cites this paper
• A Partial Scan Based Test Generation for Asynchronous Circuits

  2008influential citation
• ERTG: A test generator for error-rate testing

  2007cites this paper
• SPARTAN: a spectral and information theoretic approach to partial-scan

  2007cites this paper
• Analysis of Test Generation Complexity for Stuck-At and Path Delay Faults Based on tauk-Notation

  2007cites this paper
• Spartan: a spectral and entropy-based partial-scan and test point insertion algorithm

  2007influential citation
• An extended class of acyclically testable circuits

  2007cites this paper
• Early Prediction of Testability by Analyzing Behavioral VHDL Specifications

  2007cites this paper
• Application-Dependent Delay Testing of FPGAs

  2007cites this paper
• Design for Testability

  2006cites this paper
• A New Class of Sequential Circuits with Acyclic Test Generation Complexity

  2006cites this paper
• Low-cost scan-based delay testing of latch-based circuits with time borrowing

  2006cites this paper
• Classification of Sequential Circuits Based on tauk Notation and Its Applications

  2005cites this paper
• Acceleration of transition test generation for acyclic sequential circuits utilizing constrained combinational stuck-at test generation

  2005cites this paper
• Reduced test application time based on reachability analysis

  2005cites this paper
• Classification of Sequential Circuits Based on τ^k Notation and Its Applications(VLSI Systems)

  2005cites this paper
• Combinational automatic test pattern generation for acyclic sequential circuits

  2005cites this paper
• 1 Structural Delay Testing Under Restricted Scan of Latch-based Pipelines with Time Borrowing

  2005cites this paper
• Sequential circuit ATPG using combinational algorithms

  2005cites this paper
• Testing micropipelined asynchronous circuits

  2004cites this paper
• Classification of sequential circuits based on /spl tau//sup k/ notation

  2004cites this paper
• Parameterized Algorithms for Feedback Vertex Set

  2004cites this paper
• On random pattern generation with the selfish gene algorithm for testing digital sequential circuits

  2004cites this paper
• Partial scan design based on circuit state information and functional analysis

  2004influential citation
• 1 Transparent Scan Register Extension 2 . 1 . 1 Cheaper Solutions

  2004influential citation
• Studies on Design for Delay Testability and Delay Test Generation for Sequential Circuits

  2004cites this paper
• Classification of Sequential Circuits Based on Combinational Test Generation Complexity

  2004influential citation
• Max-testable class of sequential circuits having combinational test generation complexity

  2004cites this paper
• Structural delay testing of latch-based high-speed pipelines with time borrowing

  2003cites this paper
• Reducibility of sequential test generation to combinational test generation for several delay fault models

  2003cites this paper
• A Test Generation Method for Delay Faults in Sequential Circuits with Discontinuous Reconvergence Structure

  2003influential citation
• Internally Balanced Structure with Hold and Switching Functions

  2003cites this paper
• Property-based test generation for scan designs and the effects ofthe test application scheme and scan selection on the number ofdetectable faults

  2002cites this paper
• A scheduling method in high-level synthesis for acyclic partial scan design

  2002cites this paper
• An extended class of sequential circuits with combinational test generation complexity

  2002influential citation
• Low-cost sequential ATPG with clock-control DFT

  2002cites this paper
• A method of test generation for path delay faults in balanced sequential circuits

  2002influential citation
• Design for testability strategies using full/partial scan designs and test point insertions to reduce test application times

  2001cites this paper
• Reducing the cost of scan in deep sub-micron designs

  2001cites this paper
• Combinational test generation for acyclic sequential circuits using a balanced ATPG model

  2001influential citation
• Combinational test generation for various classes of acyclic sequential circuits

  2001cites this paper
• Testable sequential circuit design: a partition and resynthesis approach

  2001cites this paper
• A multiple phase partial scan design method

  2001cites this paper
• ITEM: an iterative improvement test generation procedure for synchronous sequential circuits

  2001cites this paper
• An Integrated System-Level Design for Testability Methodology

  2000cites this paper
• Sequential Circuits with Combinational Test Generation Complexity under Single-Fault Assumption

  2000cites this paper
• Physical planning with retiming

  2000cites this paper
• A new definition and a new class of sequential circuits with combinational test generation complexity

  2000influential citation
• Test and testable design

  2000cites this paper
• Test generation for acyclic sequential circuits with hold registers

  2000cites this paper
• Test Generation and Design-for-Testability Based on Acyclic Structure with Hold Registers

  2000cites this paper
• Embedded cores using built-in mechanisms

  1999cites this paper
• Deterministic BIST with Partial Scan

  1999influential citation
• Test and testability of logic ICs

  1999cites this paper
• Incremental Testability Analysis for Partial Scan Selection and Design Transformations

  1999cites this paper
• A new algorithm for retiming-based partial scan

  1999cites this paper
• A high-level synthesis approach to partial scan design based on acyclic structure

  1999cites this paper
• Test sequence compaction methods for acyclic sequential circuits using a time expansion model

  1999cites this paper
• Static and dynamic test sequence compaction methods for acyclic sequential circuits using a time expansion model

  1999cites this paper
• Partial scan design methods based on internally balanced structure

  1998cites this paper
• Towards simultaneous delay-fault built-in self-test and partial-scan insertion

  1998cites this paper
• An IEEE 1149.1 Compliant Test Control Architecture

  1998cites this paper
• ATPG for Heat Dissipation Minimization During Test Application

  1998cites this paper
• Peripheral partitioning and tree decomposition for partial scan

  1998cites this paper
• An optimal time expansion model based on combinational ATPG for RT level circuits

  1998cites this paper
• Center for Reliable Computing TECHNICALREPORT Synthesis-for-Scan and Scan Path Ordering

  1998cites this paper
• An automatic test pattern generator for at-speed robust path delay testing

  1998cites this paper